欢迎访问ic37.com |
会员登录 免费注册
发布采购

PKM32AG-Q 参数 Datasheet PDF下载

PKM32AG-Q图片预览
型号: PKM32AG-Q
PDF下载: 下载PDF文件 查看货源
内容描述: EAGLE是一款多媒体处理器.EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。 [EAGLE是一款多媒体处理器。EAGLE集成了带有DSP特性的32位EISC CPU处理器、H.264解码器、JPEG解码器、2D图像引擎、声音混音器、具有OSD功能的CRT控制器、视频编码器、视频解码接口模块、USB主/从和通用I/O外设接口。]
分类和应用: 解码器编码器控制器
文件页数/大小: 235 页 / 4257 K
品牌: ETC [ ETC ]
 浏览型号PKM32AG-Q的Datasheet PDF文件第171页浏览型号PKM32AG-Q的Datasheet PDF文件第172页浏览型号PKM32AG-Q的Datasheet PDF文件第173页浏览型号PKM32AG-Q的Datasheet PDF文件第174页浏览型号PKM32AG-Q的Datasheet PDF文件第176页浏览型号PKM32AG-Q的Datasheet PDF文件第177页浏览型号PKM32AG-Q的Datasheet PDF文件第178页浏览型号PKM32AG-Q的Datasheet PDF文件第179页  
Ver 1.3  
PRELIMINARY  
EAGLE  
USB Function Address Register (USBFA)  
FA register stores the address of USB device assigned by host. MCU stores the value described by SET_ADDRESS  
operation. This value is used for the next token.  
USB Power Management Register (USBPM)  
PM register is used by suspend, resume and reset signals.  
MCU checks the suspend and reset status through USB_INTERRUPT register.  
USB Interrupt Registers (USBEPI, USBINT)  
One bit for each endpoint.  
USB Interrupt Enable Registers (USBEPIEN, USBINTEN)  
Each USBEPINTEN bit corresponds to the enable bit for each endpoint. By default, all USBINTEN bits are enabled except  
for suspend interrupt bit.  
Frame Number Registers (USBLBFN, USBHBFN)  
Stores the frame number which points to end of Frame packet.  
Index Register (USBIND)  
Index Register is used for selecting the Control register which corresponds to each endpoint.  
MAXP Register (USBMP)  
MAXP register contains the max packet size value of each endpoint. Packet size is in multiple of 8 Bytes. If MCU enters a  
value greater than the FIFO size, the MAXP register shall be set to the size of FIFO.  
EP0 Control Register (USBEP0CON)  
This register controls and reflect the status of Endpoint 0.  
IN Control Registers (USBICON1, USBICON2)  
This register controls and reflect the status of IN endpoint.  
Out Control Registers (USBOCON1, USBOCON2)  
This Register controls and reflect the status of OUT endpoint.  
Out Write Count Registers (USBLBOWC, USBHBOWC)  
This register includes two registers (LBOWCR and HBOWCR) and contains write count. LBOWCR determines the value of  
lower byte, HBOWCR contains the value of upper byte. For OUT endpoint, this register contains the number of packets  
fetched by MCU if OCOPR bit is set,.  
Endpoint FIFO Access Registers (USBEP0D, USBEP1D, USBEP2D, USBEP3D, USBEP4D)  
These registers are connected to the internal FIFO.  
175  
CONFIDENTIAL  
Beijing Peak Microtech Co.Ltd.  
 复制成功!