ADM7008
Interface Description
Pin #
Pin Name
Type Pin Description
CRSDV_P6 is asserted synchronously to REFCLK. The
toggling of CRSDV_P6 on the first and second di-bit continues
until all the data in the FIFO is presented onto RXD.
CRSDV_P6 is asserted for the duration of carrier activity for a
false carrier event.
SMII/SS_SMII
Mode
Not Used.
Not used in SMII/SS_SMII Mode
N/A
RMII Mode
62, 63
I,
Port 6 RMII Transmit Data. Transmit data for port 6 input the
TXD[1:0]_P6
LVTTL, di-bits that re transmitted and are driven synchronously to
PD,
PD
REFCLK. Note that in 100Mb/s mode, TXD can change once
per REFCLK cycle, whereas in 10Mb/s mode, TXD must be
held steady for 10 consecutive REFCLK cycles.
Link and Activity LED/Port 6 SMII Transmit Data. TXD0 for port
6 inputs the data that is transmitted and is driven synchronously
to SMII_REFCLK (pin 70). In 100Mb/s mode, TXD0 inputs a
new 10-bit segment starting with SYNC. In 10Mb/s mode,
TXD0 must repeat each 10-bit segment 10 times.
SMII Mode
LNKACT_P6,
SMII_TXD_P6
TXD1_P6 acts as Port 6 Link/Activity LED in both SMII and
SS_SMII Mode. See LED Description for more detail.
Link and Activity LED/Port 6 SS_SMII Transmit Data. TXD0 for
port 6 inputs the data that is transmitted and is driven
SS_SMII Mode
LNKACT_P6,
synchronously to TXCLK (pin 70). In 100Mb/s mode, TXD0
inputs a new 10-bit segment starting with SYNC. In 10Mb/s
mode, TXD0 must repeat each 10-bit segment 10 times.
Port 6 Transmit Enable. Transmit Enable for port 6 indicates
SSSMII_TXD_P6
RMII Mode
TXEN_P6
64
I,
TTL that the di-bit on TXD is valid and it is driven synchronously to
REFCLK.
SMII/SS_SMII
LOW
TIED TO LOW. TXEN_P6 should be tied to low for normal
operation in both SMII and SS_SMII Mode.
Power On
I,
PD,
REC_10M: Value on RXD1_P5 will be latched by ADM7008
65, 66
Setting
during power on reset as Port 5 10M Re-command value.
0: Recommend Port 5 to operate in 100M Mode (Default)
1: Recommend Port 5 to operate in 10M Mode
REC_10M_P5, PD
PWSAVE_DIS
Lower power Link Pulse Function (Power Saving, LLP) Disable.
Value on RXD1 will be latched by ADM7008 during power on
reset as power saving disable signal. (See Lower Power Link
Pulse Function description for more detail)
0: Power Saving Enable
1: Power Saving disable (Default)
RMII Mode
O,
Port 5 RMII Receive Data. RXD[1:0] are the port 5 output di-
bits synchronously to REFCLK. Upon assertion of CRSDV_P,
RXD0 and RXD1 remain at 00 until valid data is output from the
FIFO onto RXD. 01 on RXD1 and RXD0 indicates the start of
valid data. If a false carrier or a symbol error is detected, RXD1
and RXD0 are set to 10 for the duration of the activity. Note
that in 100Mb/s mode RXD can change once per REFCLK
RXD[1:0]_P5
8mA
ADMtek Inc.
2-6
ETC [ ETC ]
