欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST62T03CN3/CCC 参数 Datasheet PDF下载

ST62T03CN3/CCC图片预览
型号: ST62T03CN3/CCC
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器\n [Microcontroller ]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 104 页 / 649 K
品牌: ETC [ ETC ]
 浏览型号ST62T03CN3/CCC的Datasheet PDF文件第17页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第18页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第19页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第20页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第22页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第23页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第24页浏览型号ST62T03CN3/CCC的Datasheet PDF文件第25页  
ST6200C/ST6201C/ST6203C  
CLOCK SYSTEM (Cont’d)  
5.1.3 Low Frequency Auxiliary Oscillator  
(LFAO)  
The Low Frequency Auxiliary Oscillator is auto-  
matically switched off as soon as the main oscilla-  
tor starts.  
The Low Frequency Auxiliary Oscillator has three  
main purposes. Firstly, it can be used to reduce  
power consumption in non timing critical routines.  
Secondly, it offers a fully integrated system clock,  
without any external components. Lastly, it acts as  
a backup oscillator in case of main oscillator fail-  
ure.  
5.1.4 Register Description  
ADC CONTROL REGISTER (ADCR)  
Address: 0D1h  
— Read/Write  
Reset value: 0100 0000 (40h)  
This oscillator is available when the OSG ENA-  
BLED option is selected in the option byte (refer to  
the Option Bytes section of this document). In this  
case, it automatically starts one of its periods after  
the first missing edge of the main oscillator, what-  
ever the reason for the failure (main oscillator de-  
fective, no clock circuitry provided, main oscillator  
switched off...). See Figure 11.  
7
0
ADCR ADCR ADCR ADCR ADCR OSC ADCR ADCR  
OFF  
7
6
5
4
3
1
0
Bit 7:3, 1:0 = ADCR[7:3], ADCR[1:0] ADC Control  
Register.  
These bits are used to control the A/D converter (if  
available on the device) otherwise they are not  
used.  
User code, normal interrupts, WAIT and STOP in-  
structions, are processed as normal, at the re-  
duced f  
frequency. The A/D converter accura-  
LFAO  
Bit 2 = OSCOFF Main Oscillator Off.  
0: Main oscillator enabled  
cy is decreased, since the internal frequency is be-  
low 1.2 MHz.  
1: Main oscillator disabled  
At power on, until the main oscillator starts, the  
2048 clock cycle counter is driven by the LFAO. If  
the main oscillator starts before the 2048 cycle de-  
lay has elapsed, it takes over.  
Note: The OSG must be enabled using the OS-  
GEN option in the Option Byte, otherwise the OS-  
COFF setting has no effect.  
21/104  
1
 复制成功!