欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMXF281553BAL-3C-DB 参数 Datasheet PDF下载

TMXF281553BAL-3C-DB图片预览
型号: TMXF281553BAL-3C-DB
PDF下载: 下载PDF文件 查看货源
内容描述: 电信/数据通信\n [Telecomm/Datacomm ]
分类和应用: 电信数据通信
文件页数/大小: 784 页 / 10078 K
品牌: ETC [ ETC ]
 浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第277页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第278页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第279页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第280页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第282页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第283页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第284页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第285页  
Data Sheet  
June 2002  
TMXF28155 Supermapper  
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1  
12 28-Channel Framer Registers (continued)  
Table 397. FRM_PMLR4, Performance Monitor Link Register 4 (COR) (continued)  
Address* Bit  
0x8LP83 12  
Name  
Function  
Reset  
Default  
FRM_LSFA  
Loss of Signaling Frame Alignment. DS1: A 1 indicates that  
the receive framer is in a loss of signaling superframe alignment  
in the SLC-96 framing format. This bit is a 0 in all other DS1  
framing modes. SLC-96 signaling alignment is assumed to have  
been lost when multiframe alignment is lost.  
0
CEPT: A 1 indicates the loss of the CEPT time slot 16 channel  
associated signaling multiframe structure. CEPT time slot 16  
multiframe alignment is assumed lost when two consecutive  
time slot 16 multiframe alignment patterns (0000) are received  
in error, or when time slot 16 is all zeros for one or two multi-  
frames. Time slot 16 multiframe alignment is assumed to have  
occurred when the first time slot 16 multiframe alignment pat-  
tern is found in time slot 16 and, optionally, the preceding time  
slot 16 contained at least one. (G.732, Section 5.2; O.162, Sec-  
tion 2.1.3.) This is the time slot 16 align input from the signaling  
block.  
11  
FRM_OAIS  
Other Alarm Indication Signals. CEPT RTS16AIS: A 1 indi-  
cates the receive framer detected time slot 16 AIS. Time slot 16  
AIS is defined to be fewer than three zeros in each of two con-  
secutive time slot 16 multiframe periods (G775, Section 5.1.1).  
This is the time slot 16 AIS input from the signaling block.  
0
* See Table 393 on page 279 for values of L and P.  
Agere Systems Inc.  
281  
 复制成功!