欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMXF281553BAL-3C-DB 参数 Datasheet PDF下载

TMXF281553BAL-3C-DB图片预览
型号: TMXF281553BAL-3C-DB
PDF下载: 下载PDF文件 查看货源
内容描述: 电信/数据通信\n [Telecomm/Datacomm ]
分类和应用: 电信数据通信
文件页数/大小: 784 页 / 10078 K
品牌: ETC [ ETC ]
 浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第276页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第277页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第278页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第279页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第281页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第282页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第283页浏览型号TMXF281553BAL-3C-DB的Datasheet PDF文件第284页  
TMXF28155 Supermapper  
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1  
Data Sheet  
June 2002  
12 28-Channel Framer Registers (continued)  
Table 396. FRM_PMLR3, Performance Monitor Link Register 3 (R/W)  
Address* Bit  
Name  
Function  
Reset  
Default  
0x8LP82 15:11  
RSVD  
Reserved. Must write to 0.  
00000  
10:7 FRM_MHGALIGN[3:0] Handling Group Alignment Interrupt Mask. A 1 masks  
the corresponding status bit in the interrupt status register  
(Table 412 on page 293) from generating an interrupt. A 0  
allows an interrupt to be generated.  
0xF  
6
FRM_MSEFS  
Severely Errored Frame Interrupt Mask. A 1 masks the  
corresponding status bit in the interrupt status register  
(Table 412 on page 293) from generating an interrupt. A 0  
allows an interrupt to be generated.  
1
5
FRM_MFE  
CEPT Functional Element Status Interrupt Mask. A 1  
masks any and all of the FE status bits in Table 406 on  
page 291 and Table 407 on page 292 from generating an  
interrupt. A 0 allows an interrupt to be generated.  
1
4:0  
FRM_PM_IM6[15:0] Performance Monitor Register FRM_PMLR6 Interrupt 0x001F  
Mask. A 1 masks the corresponding status bit in the inter-  
rupt status register (Table 399 on page 289) from gener-  
ating an interrupt. A 0 allows an interrupt to be generated.  
* See Table 393 for values of L and P.  
Table 397. FRM_PMLR4, Performance Monitor Link Register 4 (COR)  
Address* Bit  
Name  
Function  
Reset  
Default  
0x8LP83  
15  
14  
13  
FRM_SLIPO  
Receive Elastic Store Slip Overflow. A 1 indicates that the  
receive elastic store performed a control slip due to an elastic  
store overflow condition. This signal is set when the error  
occurs and is cleared when it is read, if there is not another  
error during the read.  
0
0
0
FRM_SLIPU  
FRM_OOF  
Receive Elastic Store Slip Underflow. A 1 indicates that the  
receive elastic store performed a control slip due to an elastic  
store underflow condition. This signal is set when the error  
occurs and is cleared when it is read, if there is not another  
error during the read.  
Out-Of-Frame. A 1 indicates that the receive framer has lost  
frame alignment and is currently searching for a new frame  
alignment. Section 21.6.1, Loss of Frame Alignment Criteria, on  
page 495 lists the loss of frame criteria for the framing bit.  
(T1.231, Section 6.1.2.2.1, G.706, Section 4.1). Excessive  
(exceeding the provisionable CRC error count) CRC errors may  
optionally cause a reframe.  
In ESF or J-ESF, more than 320 CRC-6 errors in 1 s result in  
loss of frame alignment. The CRC error count is provisionable.  
In the CEPT CRC-4 multiframe formats, more than 915 CRC-4  
errors in 1 s result in loss of frame alignment (G.706, Section  
4.3.2). The CRC error count is provisionable.  
* See Table 393 on page 279 for values of L and P.  
280  
Agere Systems Inc.  
 复制成功!