OR2C04A-2J208I 参数 Datasheet PDF下载

型号：	OR2C04A-2J208I
PDF下载：	下载PDF文件查看货源
内容描述：	现场可编程门阵列 [Field-Programmable Gate Arrays]
分类和应用：	现场可编程门阵列栅
文件页数/大小：	192 页 / 2992 K
品牌：	ETC [ ETC ]

Data Sheet

June 1999

ORCA Series 2 FPGAs

Timing Characteristics (continued)

Table 45A. OR2CxxA/OR2TxxA Global Input to Clock Setup/Hold Time (Pin-to-Pin)

OR2CxxA Commercial: VDD = 5.0 V ± 5%, 0 °C ≤ T^A≤ 70 °C; Industrial: VDD = 5.0 V ± 10%, –40 °C ≤ T^A≤ +85 °C.

OR2TxxA Commercial: VDD = 3.0 V to 3.6 V, 0 °C ≤ TA ≤ 70 °C; Industrial: VDD = 3.0 V to 3.6 V, –40 °C ≤ TA ≤ +85 °C.

Speed

Description

(T^J= all, V^DD= all)

Device

-2

-3

-4

-5

-6

-7

Unit

Min

0.0

5.8

5.7

5.6

5.3

5.2

4.9

7.3

6.8

4.2

4.3

4.5

4.8

5.0

5.4

6.2

7.9

0.0

Max

—

Min

0.0

5.5

5.4

5.3

5.0

4.9

4.7

6.9

6.4

4.0

4.1

4.3

4.6

4.8

5.1

5.8

6.8

0.0

Max

—

Min

0.0

4.2

4.1

4.0

3.9

3.8

3.6

6.0

5.5

3.8

3.9

4.1

4.4

4.6

4.9

5.6

6.6

0.0

Max

—

Min

0.0

4.0

3.9

3.8

3.7

3.6

3.4

5.7

5.2

3.6

3.7

3.9

4.2

4.4

4.7

5.3

6.3

0.0

Max

—

Min

—

Max

—

Min

—

Max

—

Input to CLK (TTL/CMOS) OR2C/2T04A

Setup Time (no delay)

OR2C/2T06A

OR2C/2T08A

OR2C/2T10A

OR2C/2T12A

OR2C/2T15A

OR2C/2T26A

OR2C/2T40A

—

0.0

—

4.1

6.7

6.5

—

4.2

4.6

5.8

—

0.0

—

4.1

6.0

5.8

—

3.7

4.1

4.9

—

Input to CLK (TTL/CMOS) OR2C/2T04A

Setup Time (delayed)

OR2C/2T06A

OR2C/2T08A

OR2C/2T10A

OR2C/2T12A

OR2C/2T15A

OR2C/2T26A

OR2C/2T40A

Input to CLK (TTL/CMOS) OR2C/2T04A

Hold Time (no delay)

OR2C/2T06A

OR2C/2T08A

OR2C/2T10A

OR2C/2T12A

OR2C/2T15A

OR2C/2T26A

OR2C/2T40A

Input to CLK (TTL/CMOS) OR2C/2T04A

Hold Time (delayed)

OR2C/2T06A

OR2C/2T08A

OR2C/2T10A

OR2C/2T12A

OR2C/2T15A

OR2C/2T26A

OR2C/2T40A

—

0.0

—

0.0

Notes:

The pin-to-pin timing parameters in this table should be used instead of results reported by ORCA Foundry.

This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay and the clock routing to

the PFU CLK input. The delay will be reduced if any of the clock branches are not used. The given Setup (Delayed and No delay) and Hold

(Delayed) timing allows the input clock pin to be located in any PIC on any side of the device, but direct I/O→FF routing must be used. The Hold

(No delay) timing assumes the clock pin is located at one of the four center PICs and direct I/O→FF routing is used. If it is not located at one of

the four center PICs, this delay must be increased by up to the following amounts: OR2C/2T04A = 5.3%, OR2C/2T06A = 6.4%, OR2C/2T08A =

7.3%, OR2C/2T10A = 9.1%, OR2C/2T12A = 10.8%, OR2C/2T15A = 12.2%, OR2C/2T26A = 16.1%, OR2C/2T40A = 21.2%.

Speed grades of -5, -6, and -7 are for OR2TxxA devices only.

154

Lucent Technologies Inc.

电子百科

产品导航

OR2C04A-2J208I 参数 Datasheet PDF下载

IC37:专业IC行业平台