欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6433846XXXH 参数 Datasheet PDF下载

HD6433846XXXH图片预览
型号: HD6433846XXXH
PDF下载: 下载PDF文件 查看货源
内容描述: 微控制器\n [Microcontroller ]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 524 页 / 1465 K
品牌: ETC [ ETC ]
 浏览型号HD6433846XXXH的Datasheet PDF文件第268页浏览型号HD6433846XXXH的Datasheet PDF文件第269页浏览型号HD6433846XXXH的Datasheet PDF文件第270页浏览型号HD6433846XXXH的Datasheet PDF文件第271页浏览型号HD6433846XXXH的Datasheet PDF文件第273页浏览型号HD6433846XXXH的Datasheet PDF文件第274页浏览型号HD6433846XXXH的Datasheet PDF文件第275页浏览型号HD6433846XXXH的Datasheet PDF文件第276页  
Bit 6: Extension data bit (SOL)  
The SOL bit changes the output level of the SO1 pin. When read, SOL returns the output level of  
the SO1 pin. After transfer is completed, SO1 pin output retains the value of the last bit of the  
transmit data, and therefore the SO1 pin output level can be changed by manipulating this bit  
before or after transmission. However, the SOL bit setting becomes invalid when the next  
transmission starts*. Therefore, when changing the SO1 pin output level after transmission, a write  
operation must be performed on the SOL bit each time transmission is completed. Writing to this  
register during data transfer will cause incorrect operation, so this register should not be  
manipulated during transmission.  
Note:  
*
The SOL bit setting is also invalid in SSB mode.  
Bit 6  
SOL  
Description  
0
Read  
Write  
Read  
Write  
SO1 pin output level is low  
(initial value)  
Changes SO1 pin output to low level  
SO1 pin output level is high  
1
Changes SO1 pin output to high level  
Bit 5: Overrun error flag (ORER)  
Bit 5 indicates that an overrun error has occurred when using an external clock. If extra pulses are  
superimposed on the regular serial clock due to extraneous noise, etc., the transfer data cannot be  
guaranteed. If the clock is input after transfer is completed, this will be interpreted as an overrun  
state and this bit will be set to 1.  
Bit 5  
ORER  
Description  
0
Clearing conditions:  
(initial value)  
After reading ORER = 1, cleared by writing 0 to ORER  
1
Setting conditions:  
When an external clock is used and the clock is input after transfer is completed  
Bits 4 to 2: Reserved bits  
Bits 4 to 2 are reserved; they are always read as 0 and cannot be modified.  
257  
 复制成功!