欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP20K200RC208-1 参数 Datasheet PDF下载

EP20K200RC208-1图片预览
型号: EP20K200RC208-1
PDF下载: 下载PDF文件 查看货源
内容描述: 现场可编程门阵列(FPGA)的\n [Field Programmable Gate Array (FPGA) ]
分类和应用: 现场可编程门阵列
文件页数/大小: 114 页 / 1501 K
品牌: ETC [ ETC ]
 浏览型号EP20K200RC208-1的Datasheet PDF文件第38页浏览型号EP20K200RC208-1的Datasheet PDF文件第39页浏览型号EP20K200RC208-1的Datasheet PDF文件第40页浏览型号EP20K200RC208-1的Datasheet PDF文件第41页浏览型号EP20K200RC208-1的Datasheet PDF文件第43页浏览型号EP20K200RC208-1的Datasheet PDF文件第44页浏览型号EP20K200RC208-1的Datasheet PDF文件第45页浏览型号EP20K200RC208-1的Datasheet PDF文件第46页  
APEX 20K Programmable Logic Device Family Data Sheet  
Each IOE drives a row, column, MegaLAB, or local interconnect when  
used as an input or bidirectional pin. A row IOE can drive a local,  
MegaLAB, row, and column interconnect; a column IOE can drive the  
column interconnect. Figure 27 shows how a row IOE connects to the  
interconnect.  
Figure 27. Row IOE Connection to the Interconnect  
Row Interconnect  
MegaLAB Interconnect  
Any LE can drive a  
pin through the row,  
column, and MegaLAB  
interconnect.  
Each IOE can drive local,  
IOE  
IOE  
MegaLAB, row, and column  
interconnect. Each IOE data  
and OE signal is driven by  
the local interconnect.  
LAB  
An LE can drive a pin through the  
local interconnect for faster  
clock-to-output times.  
42  
Altera Corporation  
 复制成功!