欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASI4UC-G1-SR 参数 Datasheet PDF下载

ASI4UC-G1-SR图片预览
型号: ASI4UC-G1-SR
PDF下载: 下载PDF文件 查看货源
内容描述: 通用执行器,传感器接口IC [Universal Actuator-Sensor Interface IC]
分类和应用: 传感器接口集成电路光电二极管
文件页数/大小: 57 页 / 1704 K
品牌: ZMD [ Zentrum Mikroelektronik Dresden AG ]
 浏览型号ASI4UC-G1-SR的Datasheet PDF文件第11页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第12页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第13页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第14页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第16页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第17页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第18页浏览型号ASI4UC-G1-SR的Datasheet PDF文件第19页  
ZENTRUM MIKROELEKTRONIK DRESDEN AG  
“ASI for you” IC  
Datasheet  
Table 6: ASI4U Master Calls and Related Slave Responses  
Master Request  
Slave Response  
I2 I1 I0 PB EB  
Instruction  
MNE  
ST CB A4 A3 A2 A1 A0  
I4  
I3  
I2  
I1  
I0  
PB EB  
SB  
I3  
D3  
D3 D2 D1 D0  
E3 E2 E1 E0  
P3 P2 P1 P0  
Data Exchange  
DEXG  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
A4 A3 A2 A1 A0  
0
D2 D1 D0 PB  
1
1
1
1
1
1
1
1
1
1
1
1
1
0
PB  
PB  
0
1
1
1
1
1
1
1
1
1
1
1
~Sel  
P3  
Write Parameter  
WPAR  
A4 A3 A2 A1 A0  
1
P2 P1 P0 PB  
0
0
0
0
0
0
0
0
0
0
~Sel  
I3  
I2  
I1  
I0  
Address Assignment ADRA  
0
0
0
0
0
0
0
0
0
0
A4 A3 A2 A1 A0 PB  
0
1
1
0
Write Extented ID  
WID1  
0
0
1
1
1
1
1
1
1
1
ID3 ID2 ID1 ID0 PB  
0
0
0
0
0
1
0
0
1
0
0
0
0
Code_1  
Delete Address  
DELA  
RES  
A4 A3 A2 A1 A0  
A4 A3 A2 A1 A0  
A4 A3 A2 A1 A0  
A4 A3 A2 A1 A0  
A4 A3 A2 A1 A0  
A4 A3 A2 A1 A0  
A4 A3 A2 A1 A0  
0 Sel  
0
1
0
0
0
0
1
1
1
0
0
0
0
1
1
1
0
0
0
0
0
1
0
1
0
1
1
PB  
PB  
PB  
PB  
PB  
PB  
PB  
1
0
1
~Sel  
0
Reset Slave  
0
Read IO  
Configuration  
RDIO  
RDID  
RID1  
RID2  
RDST  
BR01  
IO3 IO2 IO1 IO0 PB  
ID3 ID2 ID1 ID0 PB  
ID3 ID2 ID1 ID0 PB  
ID3 ID2 ID1 ID0 PB  
S3 S2 S1 S0 PB  
Sel  
0
Read ID Code  
Sel  
0
Read ID Code_1  
Read ID Code_2  
Read Status  
Sel  
0
Sel  
1
~Sel  
Broadcast (Reset)  
1
0
1
0
1
0
1
0
1
0
0
--- no slave response ---  
--- no slave response ---  
Enter Program Mode PRGM  
1
1
Note: In Extended Address Mode the "Select Bit" defines whether the A-Slave or B-Slave is being addressed. Depending on the type of master call bit I3 carries the  
select bit information (Sel = A-Slave) or the inverted select bit information (~Sel = B-Slave).  
Copyright © 2006, ZMD AG, Rev.1.4  
All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The Information furnished in this publication is preliminary and subject to changes without notice.  
15/57  
 
 复制成功!