欢迎访问ic37.com |
会员登录 免费注册
发布采购

EZ80L92AZ020SC00TR 参数 Datasheet PDF下载

EZ80L92AZ020SC00TR图片预览
型号: EZ80L92AZ020SC00TR
PDF下载: 下载PDF文件 查看货源
内容描述: [IC MCU 8BIT ROMLESS 100LQFP]
分类和应用:
文件页数/大小: 238 页 / 1067 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第137页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第138页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第139页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第140页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第142页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第143页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第144页浏览型号EZ80L92AZ020SC00TR的Datasheet PDF文件第145页  
eZ80L92 MCU  
Product Specification  
128  
Serial Peripheral Interface  
The Serial Peripheral Interface (SPI) is a synchronous interface allowing several SPI-type  
devices to be interconnected. The SPI is a full-duplex, synchronous, and character-  
oriented communication channel that employs a four-wire interface. The SPI block con-  
sists of a transmitter, receiver, baud rate generator, and control unit. During an SPI trans-  
fer, data is sent and received simultaneously by both the master and the slave SPI devices.  
In a serial peripheral interface, separate signals are required for data and clock. The SPI  
may be configured as either a master or a slave. The connection of two SPI devices (one  
master and one slave) and the direction of data transfer is demonstrated in Figure 27 and  
Figure 28.  
MASTER  
SS  
MISO  
Bit 0  
Bit 7  
DATAOUT  
CLKOUT  
DATAIN  
SCK  
8-Bit Shift Register  
Baud Rate  
Generator  
Figure 27. SPI Master Device  
SLAVE  
SS  
ENABLE  
MOSI  
SCK  
Bit 0  
Bit 7  
MISO  
DATAOUT  
DATAIN  
CLKIN  
8-Bit Shift Register  
Figure 28. SPI Slave Device  
PS013015-0316  
Serial Peripheral Interface  
 复制成功!