欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL50022QCG1 参数 Datasheet PDF下载

ZL50022QCG1图片预览
型号: ZL50022QCG1
PDF下载: 下载PDF文件 查看货源
内容描述: 增强型4K的数字开关与地层4E DPLL [Enhanced 4 K Digital Switch with Stratum 4E DPLL]
分类和应用: 开关电信集成电路电信转换电路电信电路
文件页数/大小: 121 页 / 931 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL50022QCG1的Datasheet PDF文件第80页浏览型号ZL50022QCG1的Datasheet PDF文件第81页浏览型号ZL50022QCG1的Datasheet PDF文件第82页浏览型号ZL50022QCG1的Datasheet PDF文件第83页浏览型号ZL50022QCG1的Datasheet PDF文件第85页浏览型号ZL50022QCG1的Datasheet PDF文件第86页浏览型号ZL50022QCG1的Datasheet PDF文件第87页浏览型号ZL50022QCG1的Datasheet PDF文件第88页  
ZL50022  
Data Sheet  
External Read/Write Address: 0300H - 031FH  
Reset Value: 0000H  
15  
0
14  
0
13  
0
12  
0
11  
0
10  
0
9
0
8
0
7
6
5
4
3
2
1
0
ST[n]  
BRS7  
ST[n]  
BRS6  
ST[n]  
BRS5  
ST[n]  
BRS4  
ST[n]  
BRS3  
ST[n]  
BRS2  
ST[n]  
BRS1  
ST[n]  
BRS0  
Bit  
Name  
Description  
15 - 8  
Unused  
Reserved  
In normal functional mode, these bits MUST be set to zero.  
7 - 0  
ST[n]  
Stream[n] BER Receive Start Bits  
BRS7 - 0  
The binary value of these bits refers to the input channel in which the BER data starts  
to be compared.  
Note: [n] denotes input stream from 0 - 31.  
Table 48 - BER Receiver Start Register [n] (BRSR[n]) Bits  
External Read/Write Address: 0320H - 033FH  
Reset Value: 0000H  
15  
0
14  
0
13  
0
12  
0
11  
0
10  
0
9
0
8
7
6
5
4
3
2
1
0
ST[n]  
BL8  
ST[n]  
BL7  
ST[n]  
BL6  
ST[n]  
BL5  
ST[n]  
BL4  
ST[n]  
BL3  
ST[n]  
BL2  
ST[n]  
BL1  
ST[n]  
BL0  
Bit  
Name  
Description  
15 - 9  
Unused  
Reserved  
In normal functional mode, these bits MUST be set to zero.  
8 - 0  
ST[n]  
Stream[n] BER Length Bits  
The binary value of these bits refers to the number of consecutive channels expected  
to receive the BER pattern. The maximum number of BER channels is 32, 64, 128 and  
256 for the data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps  
respectively. The minimum number of BER channels is 1. If these bits are set to zero,  
no BER test will be performed.  
BL8 - 0  
Note: [n] denotes input stream from 0 - 31.  
Table 49 - BER Receiver Length Register [n] (BRLR[n]) Bits  
84  
Zarlink Semiconductor Inc.  
 复制成功!