欢迎访问ic37.com |
会员登录 免费注册
发布采购

P11C68-35IG 参数 Datasheet PDF下载

P11C68-35IG图片预览
型号: P11C68-35IG
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS / SNOS NVSRAM高性能为8K ×8非易失性静态RAM [CMOS/SNOS NVSRAM HIGH PERFORMANCE 8 K x 8 NON-VOLATILE STATIC RAM]
分类和应用: 静态存储器
文件页数/大小: 17 页 / 156 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号P11C68-35IG的Datasheet PDF文件第1页浏览型号P11C68-35IG的Datasheet PDF文件第2页浏览型号P11C68-35IG的Datasheet PDF文件第4页浏览型号P11C68-35IG的Datasheet PDF文件第5页浏览型号P11C68-35IG的Datasheet PDF文件第6页浏览型号P11C68-35IG的Datasheet PDF文件第7页浏览型号P11C68-35IG的Datasheet PDF文件第8页浏览型号P11C68-35IG的Datasheet PDF文件第9页  
P10C68/P11C68  
ABSOLUTE MAXIMUM RATINGS  
Voltage on typical input  
relative to VSS  
NOTE  
Stresses greater than those listed in the Absolute  
Maximum Ratings may cause permanent damage to the  
device. These are stress ratings only; functional operation of  
the device at any other conditions than those indicated in the  
operational sections of the specification is not implied.  
Exposure to absolute maximum ratings conditions for  
extended periods may affect reliability.  
-0.6V to 7.0V  
-0.5V to (Vcc + 0.5V)  
-55°C to + 125°C  
-65°C to + 150°C  
1W  
Voltage on DQ0-7 and G(bar)  
Temperature under Bias  
Storage temperature  
Power dissipation  
DC output current  
15mA  
(one output at a time, one second duration)  
DC OPERATING CONDITIONS  
Value  
Parameter  
Symbol  
Units  
Conditions  
Typ.  
Max.  
Min.  
Supply voltage  
V
V
V
V
V
V
5.0  
CC  
IH  
IL  
Input logic '1' voltage  
Input logic '0' voltage  
Ambient operating temperature  
commercial  
All inputs  
All inputs  
V
CC  
+0.5  
0.8  
2.2  
V
-0.5  
SS  
oC  
oC  
T
T
+70  
+85  
0
-40  
amb  
amb  
industrial  
DC ELECTRICAL CHARACTERISTICS  
Commercial temperature range  
Test conditions (unless otherwise stated):  
Tamb = 0°C to 70°C, Vcc = +5V (See notes 1, 2 and 3)  
Value  
Characteristic  
Units  
Conditions  
Symbol  
Min.  
Max.  
Average power supply  
current  
mA  
mA  
t
t
= 35ns  
= 45ns  
I
I
75  
65  
CC1  
CC2  
AVAV  
AVAV  
Average power supply current  
during STORE cycle  
mA  
All inputs at V 0.2V  
IN  
50  
Average power supply current  
(standby, cycling TTL input levels)  
mA  
mA  
t
t
= 35ns  
= 45ns  
I
I
23  
20  
SB1  
AVAV  
AVAV  
E(bar) V , all other inputs  
cycling  
IH  
Average power supply current  
(standby, stable CMOS input levels)  
mA  
E (bar)(V -0.2V), all other  
1
SB2  
CC  
IN  
inputs at V 0.2V or (V  
-
CC  
0.2V)  
Input leakage current (any input)  
Off state output leakage current  
Output logic '1' voltage  
µA  
µA  
V
V
V
I
= max, V = V to V  
IN SS  
I
1  
5  
ILK  
CC  
CC  
OUT  
OUT  
CC  
CC  
= max, V = V to V  
I
OLK  
IN  
SS  
= 4mA  
= 8mA  
V
V
2.4  
OH  
OL  
Output voltage '0' voltage  
V
I
0.4  
NOTES  
1.  
I
is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.  
CC1  
2.  
Bringing E (bar) V will not produce standby currents levels until any non-volatile cycle in progress has timed out. See  
IH  
Mode Selection table.  
3.  
I
is the average current required for the duration of the STORE cycle (t  
) after the sequence that initiates the  
STORE  
CC2  
cycle.  
3