MVTX2801
Data Sheet
10.8.4 DCR23-Giga port status
Serial Interface Address: hF03
Accessed by CPU and serial interface. (RO)
7
6
4
3
2
1
0
CIC
GIGA3
GIGA2
Bit [1:0]:
Bit[3:2]
Bit [7]
Giga port 2 strap option
00 - 100Mb MII mode
01 - Invalid
10 - GMII
11 - PCS
Giga port 3 strap option
00 - 100Mb MII mode
01 - Invalid
10 - GMII
11 - PCS
Chip initialization completed
10.8.5 DPST - Device Port Status Register
Serial Interface Address:hF06
Accessed by CPU and serial interface (R/W)
Bit[2:0]:
Read back index register. This is used for selecting what to read back from DTST.
(Default 00)
3'B000 - Port 0 Operating mode and Negotiation status
3'B001 - Port 1 Operating mode and Negotiation status
3'B010 - Port 2 Operating mode and Negotiation status
3'B011 - Port 3 Operating mode and Negotiation status
3'B1XX - Reserved
10.8.6 DTST - Data Read Back Register
Serial Interface Address: hF07
Accessed by CPU and serial interface (RO)
7
6
5
4
3
2
1
0
MD InfoDet SigDet Giga Inkdn FE Fdpx Fc_en
This register provides various internal information as selected in DPST bit[2:0]
Bit[0]:
Bit[1]:
Flow control enabled
Full duplex port
72
Zarlink Semiconductor Inc.
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
