R
Spartan-IIE FPGA Family: Pinout Tables
FT256 Pinouts (XC2S50E, XC2S100E,
XC2S150E, XC2S200E, XC2S300E, XC2S400E)
(Continued)
FT256 Pinouts (XC2S50E, XC2S100E,
XC2S150E, XC2S200E, XC2S300E, XC2S400E)
(Continued)
Pad Name
LVDS
Async.
Output
Option
Pad Name
LVDS
Async.
Output
Option
VREF
Option
VREF
Option
Function
I/O, L51P
Bank Pin
Function
I/O, L43N
Bank Pin
4
N9
XC2S50E,
150E,200E,
400E
-
4
R13
XC2S50E, XC2S200E,
150E
300E, 400E
I/O, L43P
4
P13
XC2S50E,
150E
-
I/O, L50N
4
T10
XC2S50E,
200E,300E,
400E
-
I/O, L42N_YY
I/O, L42P_YY
4
4
T14
R14
All
All
-
-
XC2S50E,
200E, 300E,
400E
I/O, VREF
Bank 4, L50P
4
4
R10
P10
All
-
DONE
3
-
T15
R16
P15
-
-
-
-
-
I/O, L49N
I/O, L49P
XC2S50E,
200E,300E,
400E
PROGRAM
I/O (INIT),
L41N_YY
3
All
4
R11
XC2S50E,
200E,300E,
400E
-
I/O (D7),
L41P_YY
3
3
3
3
P16
All
-
-
I/O
4
4
T11
N10
-
-
-
I/O, L40N
I/O, L40P
I/O, L39N
N15 XC2S100E,
150E, 400E
I/O, L48N
XC2S50E,
100E,200E,
300E, 400E
N16 XC2S100E, XC2S200E,
150E, 400E 300E, 400E
I/O, L48P
I/O, L47N
I/O, L47P
I/O, L46N
I/O, L46P
I/O, L45N_YY
4
4
4
4
4
M10 XC2S50E,
100E,200E,
-
-
N14
XC2S50E,
100E, 150E,
200E,
-
300E, 400E
300E(1)
P11
R12
T12
T13
XC2S50E,
100E,200E,
300E, 400E
I/O, L39P
3
M14 XC2S50E,
100E, 150E,
200E,
-
XC2S50E, XC2S100E,
100E,200E, 150E,200E,
300E, 400E 300E, 400E
300E(1)
I/O, VREF
Bank 3, L38N
3
3
M15 XC2S50E,
150E, 200E,
All
-
XC2S50E,
100E,150E,
300E
-
300E, 400E
I/O, L38P
M16 XC2S50E,
150E, 200E,
XC2S50E,
100E,150E,
300E
-
300E, 400E
I/O(2)
3
3
3
M13
L14
L15
-
-
-
-
4
4
N11
M11
All
All
-
I/O(2)
I/O, VREF
Bank 4,
L45P_YY
All
I/O, L36N
XC2S50E, XC2S100E,
300E, 400E 150E,200E,
300E, 400E
I/O, L44N_YY
I/O, L44P_YY
4
4
P12
N12
All
All
-
-
I/O (D6), L36P
3
L16
XC2S50E,
300E, 400E
-
68
www.xilinx.com
DS077-4 (2.3) June 18, 2008
Product Specification
XILINX [ XILINX, INC ]
