R
Functional Description
+1.2V
+3.3V
Atmel
AT45DB
DataFlash
VCCINT
P
P
HSWAP
VCCO_0
VCCO_0
I
VCC
VCCO_2
MOSI
+3.3V
SI
Power-on monitor is only required if
SPI Mode
DIN
SO
CS
WP
+3.3V (VCCO_2) supply is the last supply
in power-on sequence, after VCCINT
and VCCAUX. Must delay FPGA
configuration for > 20 ms after SPI
DataFlash reaches its minimum VCC.
Force FPGA INIT_B input OR PROG_B
input Low with an open-drain or open-
collector driver.
‘0’
‘0’
‘1’
M2
M1
M0
CSO_B
W
‘1’
RESET
RDY/BUSY
SCK
Spartan-3E
Variant Select
FPGA
‘1’
‘1’
‘0’
VS2
VS1
VS0
GND
+3.3V
+3.3V
CCLK
DOUT
INIT_B
Power-On
Monitor
INIT_B
+2.5V
JTAG
+2.5V
VCCAUX
TDO
+2.5V
TDI
TDI
TMS
TCK
TDO
TMS
TCK
or
PROG_B
DONE
+3.3V
GND
Power-On
Monitor
PROG_B
PROG_B
Recommend
open-drain
driver
DS312-2_50a_082009
Figure 54: Atmel SPI-based DataFlash Configuration Interface
DS312-2 (v3.8) August 26, 2009
www.xilinx.com
77
Product Specification
XILINX [ XILINX, INC ]
