R
Spartan and Spartan-XL FPGA Families Data Sheet
Spartan-XL Family Pin-to-Pin Output Parameter Guidelines
All devices are 100% functionally tested. Pin-to-pin timing
parameters are derived from measuring external and inter-
nal test patterns and are guaranteed over worst-case oper-
ating conditions (supply voltage and junction temperature).
Listed below are representative values for typical pin loca-
tions and normal clock loading.
Spartan-XL Family Output Flip-Flop, Clock-to-Out
Speed Grade
-5
-4
Symbol
Description
Device
Max
Max
Units
Global Clock to Output using OFF
TICKOF Fast
XCS05XL
XCS10XL
XCS20XL
XCS30XL
XCS40XL
4.6
4.9
5.2
5.5
5.8
5.2
5.5
5.8
6.2
6.5
ns
ns
ns
ns
ns
Slew Rate Adjustment
TSLOW For Output SLOW option add
Notes:
All Devices
1.5
1.7
ns
1. Output delays are representative values where one global clock input drives one vertical clock line in each accessible column,and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at ~50% VCC threshold with 50 pF external capacitive load.
3. OFF = Output Flip Flop
58
www.xilinx.com
DS060 (v1.8) June 26, 2008
Product Specification