欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8777SEFT 参数 Datasheet PDF下载

WM8777SEFT图片预览
型号: WM8777SEFT
PDF下载: 下载PDF文件 查看货源
内容描述: 24位192KHZ AV接收机芯片 [24 BIT 192KHZ AV RECEIVER ON A CHIP]
分类和应用: 接收机
文件页数/大小: 102 页 / 1257 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8777SEFT的Datasheet PDF文件第86页浏览型号WM8777SEFT的Datasheet PDF文件第87页浏览型号WM8777SEFT的Datasheet PDF文件第88页浏览型号WM8777SEFT的Datasheet PDF文件第89页浏览型号WM8777SEFT的Datasheet PDF文件第91页浏览型号WM8777SEFT的Datasheet PDF文件第92页浏览型号WM8777SEFT的Datasheet PDF文件第93页浏览型号WM8777SEFT的Datasheet PDF文件第94页  
WM8777  
Product Preview  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
Input Selector  
5:4  
RXINSEL[1:0]  
S/PDIF Receiver input mux select. Note that the general purpose  
inputs must be configured using GPIOxOP to be either CMOS or  
comparator inputs if selected by RXINSEL.  
00  
00 = S/PDIF_IN1  
01 = S/PDIF_IN2 (GPIO1)  
10 = S/PDIF_IN3 (GPIO2)  
11 = S/PDIF_IN4 (GPIO3)  
6
FILLMODE  
Determines what SPDIF_RX should do if the validity bit indicates  
invalid data:  
0
0 = Data from SPDIF_RX remains static at last valid sample.  
1 = Data from SPDIF_RX is output as all zeros.  
Used to override the recovered validity bit.  
0 = Use validity bit.  
7
8
ALWAYSVALID  
ADCCLKSRC  
0
0
1 = Ignore validity bit.  
ADC clock source  
0 = ADCMCLK is from MCLK pin and ADCPBCLK is from PBCLK  
pin  
1 = ADCMCLK is from GPIO1, and ADPBCLK is from GPIO2.  
(Note that when in this mode RXINSEL must not be set to 01 or  
10.)  
1000001  
(41h)  
0
RX2DAC  
0
Received S/PDIF PCM data to DAC.  
0 = DAC1 takes data from Primary Audio Interface.  
1 = DAC1 takes data from S/PDIF receiver.  
S/PDIF Transmitter Data Source.  
Interface  
Source Select  
2:1  
TXSRC[1:0]  
00  
00 = S/PDIF received data.  
01 = ADC digital output data.  
10 = Secondary Audio Interface received data  
11 = DAC Audio Interface Received data.  
3
TXRXTHRU  
0
Only used if TXSRC==00. Configures only the Channel Bit in the  
S/PDIF frame.  
0 = Channel data equal to recovered channel data.  
1 = Channel data taken from channel status registers.  
Audio Interface output source  
00 = S/PDIF received data  
5:4  
PAIFSRC[1:0]  
01  
01 = ADC digital output data  
10 = Secondary Audio Interface received data  
11 = Power-down Primary Audio Interface Transmitter  
Secondary Audio Interface Transmitter Data Source.  
00 = S/PDIF received data.  
7:6  
5:3  
SAIFSRC[1:0]  
FPLL[2:0]  
00  
01 = ADC digital output data.  
10 = Power-down Secondary Audio Interface Transmitter  
11 = Primary Audio Interface received data.  
Select jitter attenuation bandwidth.  
000 = Invalid  
1000010  
(42h)  
111  
S/PDIF  
Data/Clock  
Recovery  
001 = 28.84Hz  
010 = 14.92Hz  
011 = 7.46Hz  
100 = 3.73Hz  
101 = 1.87Hz  
110 = 0.97Hz  
111 = 0.47Hz  
PP Rev 1.94 November 2004  
90  
w
 复制成功!