欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8352 参数 Datasheet PDF下载

WM8352图片预览
型号: WM8352
PDF下载: 下载PDF文件 查看货源
内容描述: 欧胜音频Plusa ? ¢立体声CODEC与电源管理 [Wolfson AudioPlus™ Stereo CODEC with Power Management]
分类和应用:
文件页数/大小: 336 页 / 2353 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8352的Datasheet PDF文件第248页浏览型号WM8352的Datasheet PDF文件第249页浏览型号WM8352的Datasheet PDF文件第250页浏览型号WM8352的Datasheet PDF文件第251页浏览型号WM8352的Datasheet PDF文件第253页浏览型号WM8352的Datasheet PDF文件第254页浏览型号WM8352的Datasheet PDF文件第255页浏览型号WM8352的Datasheet PDF文件第256页  
WM8352  
Production Data  
REFER TO  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
1:0  
MCDSCTHR[1:0]  
00  
Threshold for microphone short-circuit detection  
00 = 400μA  
01 = 900μA  
10 = 1350μA  
11 = 1800μA  
These threshold currents scale proportionally with  
AVDD. The values given are for AVDD=3.3V.  
Register 4Ah Mic Bias Control  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
R76 (4Ch)  
Output  
Control  
11  
OUT4_VROI  
0
0
0
VREF (AVDD/2) to OUT4 resistance  
0 = approx 500 ohms  
1 = approx 30 kOhms  
10  
9
OUT3_VROI  
OUT2_VROI  
VREF (AVDD/2) to OUT3 resistance  
0 = approx 500 ohms  
1 = approx 30 kOhms  
VREF (AVDD/2) to OUT2L and OUT2R  
resistance  
0 = approx 500 ohms  
1 = approx 30 kOhms  
8
4
OUT1_VROI  
0
0
VREF (AVDD/2) to OUT1L and OUT1R  
resistance  
0 = approx 500 ohms  
1 = approx 30 kOhms  
OUTPUT_DRAIN_ENA  
Enables a drain on the outputs allowing the  
amplifiers to shutdown more quickly.  
0 = Shutdown as normal  
1 = Sink current from an external capacitor,  
allowing faster shutdown.  
2
0
OUT2_FB  
0
0
Enable Headphone common mode ground  
feedback for OUT2  
0 = disabled (HPCOM unused)  
1 = enabled (common mode feedback through  
HPCOM)  
OUT1_FB  
Enable Headphone common mode ground  
feedback for OUT1  
0 = disabled (HPCOM unused)  
1 = enabled (common mode feedback through  
HPCOM)  
Register 4Ch Output Control  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
REFER TO  
R77 (4Dh)  
15  
JDL_ENA  
0
Jack Detect Enable for inputs connected to IN2L  
Jack Detect  
0 = disabled  
1 = enabled  
14  
JDR_ENA  
0
Jack Detect Enable for input connected to IN2R  
0 = disabled  
1 = enabled  
Register 4Dh Jack Detect  
PD, February 2011, Rev 4.4  
252  
w
 复制成功!