欢迎访问ic37.com |
会员登录 免费注册
发布采购

W90N745CDG 参数 Datasheet PDF下载

W90N745CDG图片预览
型号: W90N745CDG
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器 [16/32-bit ARM microcontroller]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 422 页 / 2455 K
品牌: WINBOND [ WINBOND ]
 浏览型号W90N745CDG的Datasheet PDF文件第340页浏览型号W90N745CDG的Datasheet PDF文件第341页浏览型号W90N745CDG的Datasheet PDF文件第342页浏览型号W90N745CDG的Datasheet PDF文件第343页浏览型号W90N745CDG的Datasheet PDF文件第345页浏览型号W90N745CDG的Datasheet PDF文件第346页浏览型号W90N745CDG的Datasheet PDF文件第347页浏览型号W90N745CDG的Datasheet PDF文件第348页  
W90N745CD/W90N745CDG  
6.14.1 I2C Protocol  
Normally, a standard communication consists of four parts:  
1) START or Repeated START signal generation  
2) Slave address transfer  
3) Data transfer  
4) STOP signal generation  
SCL  
SDA  
1
2
7
8
9
1
2
3 - 7  
8
9
P
NACK  
ACK  
A6  
A5  
A4 - A1  
A0  
R/W  
ACK  
D7  
D6  
D5 - D1  
D0  
Sr  
S
or  
Sr  
P
or  
Sr  
MSB  
LSB  
MSB  
LSB  
Figure 6.14.1 Data transfer on the I2C-bus  
S
SLAVE ADDRESS  
R/W  
A
DATA  
A
DATA  
A/A  
P
data transfer  
(n bytes + acknowledge)  
'0'(write)  
from master to slave  
from slave to master  
A = acknowledge (SDA low)  
A = not acknowledge (SDA high)  
S = START condition  
P = STOP condition  
A master-transmitter addressing a slave receiver with a 7-bit address  
The transfer direction is not changed  
S
SLAVE ADDRESS  
R/W  
A
DATA  
A
DATA  
A
P
data transfer  
(n bytes + acknowledge)  
'1'(read)  
A master reads a slave immediately after the first byte (address)  
Publication Release Date: September 22, 2006  
Revision A2  
- 339 -  
 
 复制成功!