W90N745CD/W90N745CDG
HSUART Transmit Holding Register (HSUART_THR)
REGISTER
OFFSET R/W
DESCRIPTION
RESET VALUE
0x00
W
Transmit Holding Register (DLAB = 0)
Undefined
HSUART_THR
31
23
15
7
30
22
14
6
29
21
13
5
28
Reserved
20
Reserved
12
Reserved
27
19
11
3
26
18
10
2
25
17
9
24
16
8
4
1
0
8-bit Transmitted Data
BITS
DESCRIPTIONS
By writing to this register, the UART will send out an
8-bit data through the SOUT pin (LSB first).
[7:0]
8-bit Transmitted Data
HSUART Interrupt Enable Register (HSUART_IER)
REGISTER
OFFSET R/W
0x04 R/W
DESCRIPTION
RESET VALUE
Interrupt Enable Register (DLAB = 0)
0x0000_0000
HSUART_IER
31
23
15
7
30
22
14
6
29
28
20
12
4
27
19
11
26
18
10
25
17
9
24
16
8
Reserved
Reserved
Reserved
21
13
5
3
2
1
0
RESERVED
nDBGACK_EN
MSIE
RLSIE
THREIE
RDAIE
- 276 -