欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC8462-BA 参数 Datasheet PDF下载

TMC8462-BA图片预览
型号: TMC8462-BA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual Integrated 100-Mbit Ethernet PHY]
分类和应用:
文件页数/大小: 204 页 / 12251 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC8462-BA的Datasheet PDF文件第156页浏览型号TMC8462-BA的Datasheet PDF文件第157页浏览型号TMC8462-BA的Datasheet PDF文件第158页浏览型号TMC8462-BA的Datasheet PDF文件第159页浏览型号TMC8462-BA的Datasheet PDF文件第161页浏览型号TMC8462-BA的Datasheet PDF文件第162页浏览型号TMC8462-BA的Datasheet PDF文件第163页浏览型号TMC8462-BA的Datasheet PDF文件第164页  
TMC8462 Datasheet Document Revision V1.4 2018-May -09  
160 / 204  
7.12 MFC IO SPI Master Block  
The SPI Master Unit provides an interface for up to four SPI slaves with a theoretically unlimited datagram  
length using multiple accesses.  
Figure 35: Block structure of SPI Master Unit  
The basic conguration requires setting the SPI frequency/bit length, the datagram length and the SPI  
mode (clock polarity and phase). Extended settings are a special start-of-transmission trigger linked to the  
PWM unit, the bit order, selection of one of the four SPI slaves and datagram length extension.  
SPI_RX_DATA Received Data This register contains the received datagram after an SPI transfer.  
For SPI transfers with less than 64 bit, the upper bits of this register are unused.  
SPI_TX_DATA Data to transmit The data to be sent is written to this register. Unless congured dier-  
ently in SPI_CONF Bits 10..8, writing to this register starts the SPI transfer.  
For SPI transfers with less than 64 bit, the upper bits of this register are unused.  
SPI_CONF SPI block conguration  
Bit 15 is the trigger bit that can be selected as transmission start trigger (see below).  
Bits 10..8 allow a conguration when the data transmission should start, they are interpreted as a 3  
bit number:  
In the reset conguration 0, the transmission always starts when data is written to the SPI_TX  
register.  
The settings 1 to 5 link the start of the transmission to the PWM unit, allowing synchronization  
between the PWM cycle and for example a SPI ADC for current measurement. The trigger  
sources are the ve PWM_PULSE signals that are also available on the MFCIO crossbar. Please  
refer to Section 7.15 for details about these pulses.  
Setting 7 is a single shot trigger that starts only one transmission when Bit 15 of SPI_CONF is  
written to 1.  
Bit 6 and 5 dene the clock polarity and phase of the SPI signals which dene what the idle state of  
the SCK signal is and when output data is changed and when input data is sampled.  
©2018 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany  
Terms of delivery and rights to technical change reserved.  
Download newest version at www.trinamic.com  
 复制成功!