欢迎访问ic37.com |
会员登录 免费注册
发布采购

UCC21759QDWRQ1 参数 Datasheet PDF下载

UCC21759QDWRQ1图片预览
型号: UCC21759QDWRQ1
PDF下载: 下载PDF文件 查看货源
内容描述: [适用于 IGBT/SiC MOSFET 且具有 DESAT 和内部钳位的汽车类 3.0kVrms、±10A 单通道隔离式栅极驱动器 | DW | 16 | -40 to 150]
分类和应用: 栅极驱动双极性晶体管驱动器
文件页数/大小: 57 页 / 2481 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号UCC21759QDWRQ1的Datasheet PDF文件第36页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第37页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第38页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第39页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第41页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第42页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第43页浏览型号UCC21759QDWRQ1的Datasheet PDF文件第44页  
UCC21759-Q1  
SLUSEB4A – AUGUST 2020 – REVISED DECEMBER 2020  
www.ti.com  
VDD  
Cies=Cgc+Cge  
+
Cgc  
VDD  
ROH_EFF  
OUTH  
t
RON  
RG_Int  
OUTL  
ROFF  
Cge  
+
VEE  
ROL  
t
VEE  
COM  
Figure 9-5. Output Model for Calculating Peak Gate Current  
For example, for an IGBT module based system with the following parameters:  
Qg = 3300 nC  
RG_Int = 1.7 Ω  
RON=ROFF= 1 Ω  
The peak source and sink current in this case are:  
VDD - VEE  
ROH_EFF +RON +RG _Int  
Isource _ pk = min(10A,  
) ö 5.9A  
VDD - VEE  
ROL +ROFF +RG _Int  
Isink _ pk = min(10A,  
) ö 6.7A  
(2)  
Thus by using 1Ω external gate resistance, the peak source current is 5.9A, the peak sink current is 6.7A. The  
collector-to-emitter dV/dt during the turn on switching transient is dominated by the gate current at the Miller  
plateau voltage. The hybrid pullup structure ensures the peak source current at the Miller plateau voltage, unless  
the turn on gate resistor is too high. The faster the collector-to-emitter, Vce, voltage rises to VDC, the smaller the  
turn on switching loss is. The dV/dt can be estimated as Qgc/Isource_pk. For the turn off switching transient, the  
drain-to-source dV/dt is dominated by the load current, unless the turn off gate resistor is too high. After Vce  
reaches the dc bus voltage, the power semiconductor is in saturation mode and the channel current is controlled  
by Vge. The peak sink current determines the dI/dt, which dominates the Vce voltage overshoot accordingly. If  
using relatively large turn off gate resistance, the Vce overshoot can be limited. The overshoot can be estimated  
by:  
DV = Lstray Iload / ((ROFF +ROL +RG_Int )Cies ln(Vplat / V ))  
ce  
th  
(3)  
Where  
Lstray is the stray inductance in power switching loop, as shown in Figure 9-6  
Iload is the load current, which is the turn off current of the power semiconductor  
Cies is the input capacitance of the power semiconductor  
Vplat is the plateau voltage of the power semiconductor  
Vth is the threshold voltage of the power semiconductor  
Copyright © 2020 Texas Instruments Incorporated  
40  
Submit Document Feedback  
 复制成功!