欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6211FZ120 参数 Datasheet PDF下载

TMS320C6211FZ120图片预览
型号: TMS320C6211FZ120
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSORS]
分类和应用: 数字信号处理器
文件页数/大小: 87 页 / 1251 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6211FZ120的Datasheet PDF文件第48页浏览型号TMS320C6211FZ120的Datasheet PDF文件第49页浏览型号TMS320C6211FZ120的Datasheet PDF文件第50页浏览型号TMS320C6211FZ120的Datasheet PDF文件第51页浏览型号TMS320C6211FZ120的Datasheet PDF文件第53页浏览型号TMS320C6211FZ120的Datasheet PDF文件第54页浏览型号TMS320C6211FZ120的Datasheet PDF文件第55页浏览型号TMS320C6211FZ120的Datasheet PDF文件第56页  
ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆ ꢇ ꢄꢈꢈ ꢉ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢄ ꢈꢈ ꢊ  
ꢋ ꢌ ꢍꢎꢏ ꢐꢑ ꢒꢌ ꢓ ꢀ ꢏ ꢌ ꢔꢌ ꢀꢕꢖ ꢂ ꢌ ꢔꢓ ꢕꢖ ꢑ ꢗꢒ ꢆꢎꢂ ꢂꢒ ꢗꢂ  
SPRS073L − AUGUST 1998 − REVISED JUNE 2005  
SYNCHRONOUS-BURST MEMORY TIMING  
timing requirements for synchronous-burst SRAM cycles (see Figure 20)  
C6211−150  
C6211−167  
C6211B−150  
C6211B−167  
C6211BGFNA−150  
NO.  
UNIT  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
Setup time, read EDx valid before  
ECLKOUT high  
6
7
t
t
2.5  
2.5  
2.5  
ns  
ns  
su(EDV-EKOH)  
Hold time, read EDx valid after  
ECLKOUT high  
1
2.5  
2
h(EKOH-EDV)  
The C6211/C6211B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word  
bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.  
switching characteristics over recommended operating conditions for synchronous-burst SRAM  
†‡  
cycles (see Figure 20 and Figure 21)  
C6211−150  
C6211−167  
C6211B−150  
C6211B−167  
C6211BGFNA−150  
NO.  
PARAMETER  
UNIT  
MIN  
MAX  
MIN  
MAX  
MIN  
MAX  
Delay time, ECLKOUT high to CEx  
valid  
1
2
t
t
t
t
t
t
t
t
t
t
1.5  
6.5  
6.5  
1
6.5  
1.2  
6.5  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
d(EKOH-CEV)  
d(EKOH-BEV)  
d(EKOH-BEIV)  
d(EKOH-EAV)  
d(EKOH-EAIV)  
d(EKOH-ADSV)  
d(EKOH-OEV)  
d(EKOH-EDV)  
d(EKOH-EDIV)  
d(EKOH-WEV)  
Delay time, ECLKOUT high to BEx  
valid  
6.5  
6.5  
6.5  
6.5  
Delay time, ECLKOUT high to BEx  
invalid  
3
1.5  
1
1.2  
Delay time, ECLKOUT high to EAx  
valid  
4
6.5  
Delay time, ECLKOUT high to EAx  
invalid  
5
1.5  
1.5  
1.5  
1
1
1
1.2  
1.2  
1.2  
Delay time, ECLKOUT high to  
ARE/SDCAS/SSADS valid  
8
6.5  
6.5  
7
6.5  
6.5  
7
6.5  
6.5  
7
Delay time, ECLKOUT high to  
AOE/SDRAS/SSOE valid  
9
Delay time, ECLKOUT high to EDx  
valid  
10  
11  
12  
Delay time, ECLKOUT high to EDx  
invalid  
1.5  
1.5  
1
1
1.2  
1.2  
Delay time, ECLKOUT high to  
AWE/SDWE/SSWE valid  
6.5  
6.5  
6.5  
The C6211/C6211B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word  
bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.  
ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM  
accesses.  
52  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 
 复制成功!