TMS320DM6437
Digital Media Processor
www.ti.com
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 6-5. PSC Register Memory Map (continued)
REGISTER
ACRONYM
HEX ADDRESS RANGE
DESCRIPTION
0x01C4 1600 - 0x01C4 17FF
0x01C4 1800
0x01C4 1804
0x01C4 1808
0x01C4 180C
0x01C4 1810
0x01C4 1814
0x01C4 1818
0x01C4 181C
0x01C4 1820
0x01C4 1824
0x01C4 1828
0x01C4 182C
0x01C4 1830
0x01C4 1834
0x01C4 1838
0x01C4 183C
0x01C4 1840
0x01C4 1844
0x01C4 1848
0x01C4 184C
0x01C4 1850
0x01C4 1854
0x01C4 1858
0x01C4 185C
0x01C4 1860
0x01C4 1864
0x01C4 1868
0x01C4 186C
0x01C4 1870
0x01C4 1874 - 0x01C4 189B
0x01C4 189C
0x01C4 18A0
0x01C4 18A4 - 0x01C4 19FF
0x01C4 1A00
0x01C4 1A04
0x01C4 1A08
0x01C4 1A0C
0x01C4 1A10
0x01C4 1A14
0x01C4 1A18
0x01C4 1A1C
0x01C4 1A20
0x01C4 1A24
0x01C4 1A28
0x01C4 1A2C
–
Reserved
MDSTAT0
MDSTAT1
MDSTAT2
MDSTAT3
MDSTAT4
MDSTAT5
MDSTAT6
MDSTAT7
MDSTAT8
MDSTAT9
–
Module Status 0 Register (VPSS DMA)
Module Status 1 Register (VPSS MMR)
Module Status 2 Register (EDMACC)
Module Status 3 Register (EDMATC0)
Module Status 4 Register (EDMATC1)
Module Status 5 Register (EDMATC2)
Module Status 6 Register (EMAC Memory Controller)
Module Status 7 Register (MDIO)
Module Status 8 Register (EMAC)
Module Status 9 Register (McASP0)
Reserved
MDSTAT11
MDSTAT12
MDSTAT13
MDSTAT14
MDSTAT15
MDSTAT16
MDSTAT17
MDSTAT18
MDSTAT19
MDSTAT20
–
Module Status 11 Register (VLYNQ)
Module Status 12 Register (HPI)
Module Status 13 Register (DDR2)
Module Status 14 Register (EMIFA)
Module Status 15 Register (PCI)
Module Status 16 Register (McBSP0)
Module Status 17 Register (McBSP1)
Module Status 18 Register (I2C)
Module Status 19 Register (UART0)
Module Status 20 Register (UART1)
Reserved
MDSTAT22
MDSTAT23
MDSTAT24
MDSTAT25
MDSTAT26
MDSTAT27
MDSTAT28
–
Module Status 22 Register (HECC)
Module Status 23 Register (PWM0)
Module Status 24 Register (PWM1)
Module Status 25 Register (PWM2)
Module Status 26 Register (GPIO)
Module Status 27 Register (TIMER0)
Module Status 28 Register (TIMER1)
Reserved
MDSTAT39
–
Module Status 39 Register (C64x+ CPU)
Reserved
–
Reserved
MDCTL0
MDCTL1
MDCTL2
MDCTL3
MDCTL4
MDCTL5
MDCTL6
MDCTL7
MDCTL8
MDCTL9
–
Module Control 0 Register (VPSS DMA)
Module Control 1 Register (VPSS MMR)
Module Control 2 Register (EDMACC)
Module Control 3 Register (EDMATC0)
Module Control 4 Register (EDMATC1)
Module Control 5 Register (EDMATC2)
Module Control 6 Register (EMAC Memory Controller)
Module Control 7 Register (MDIO)
Module Control 8 Register (EMAC)
Module Control 9 Register (McASP0)
Reserved
MDCTL11
Module Control 11 Register (VLYNQ)
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
173
TI [ TEXAS INSTRUMENTS ]
