欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6678XCYP25 参数 Datasheet PDF下载

TMS320C6678XCYP25图片预览
型号: TMS320C6678XCYP25
PDF下载: 下载PDF文件 查看货源
内容描述: 多核固定和浮点数字信号处理器 [Multicore Fixed and Floating-Point Digital Signal Processor]
分类和应用: 数字信号处理器
文件页数/大小: 242 页 / 2088 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6678XCYP25的Datasheet PDF文件第164页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第165页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第166页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第167页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第169页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第170页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第171页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第172页  
TMS320C6678  
Multicore Fixed and Floating-Point Digital Signal Processor  
SPRS691D—April 2013  
www.ti.com  
Table 7-38  
TMS320C6678 System Event Mapping — C66x CorePac Primary Interrupts (Part 4 of 4)  
Event Number  
Interrupt Event  
EMC_CMPA  
Description  
126  
EMC CPU memory protection fault event  
EMC bus error interrupt  
127  
EMC_BUSERR  
End of Table 7-38  
1 CorePac[n] will receive TETBHFULLINTn, TETBFULLINTn, TETBACQINTn, TETBOVFLINTn, and TETBUNFLINTn.  
2 CorePac[n] will receive MSMC_mpf_errorn.CIC.  
3 CorePac[n] will receive SEMINTn and SEMERRn.  
4 CorePac[n] will receive PCIEXpress_MSI_INTn.  
5 CorePac[n] will receive TSIPx_xxx[n].  
6 CorePac[n] will receive INTDST(n+16).  
7 n is core number.  
8 n is core number.  
9 CorePac[n] will receive TINTLn and TINTHn.  
10 CorePac[n] will receive GPINTn.  
Table 7-39  
CIC0 Event Inputs (Secondary Interrupts for C66x CorePacs) (Part 1 of 5)  
Input Event# on CIC  
System Interrupt  
Description  
0
EDMA3CC1 CC_ERRINT  
EDMA3CC1 CC_MPINT  
EDMA3CC1 TC_ERRINT0  
EDMA3CC1 TC_ERRINT1  
EDMA3CC1 TC_ERRINT2  
EDMA3CC1 TC_ERRINT3  
EDMA3CC1 CC_GINT  
Reserved  
EDMA3CC1 error interrupt  
EDMA3CC1 memory protection interrupt  
EDMA3CC1 TC0 error interrupt  
EDMA3CC1 TC1 error interrupt  
EDMA3CC1 TC2 error interrupt  
EDMA3CC1 TC3 error interrupt  
EDMA3CC1 GINT  
1
2
3
4
5
6
7
8
EDMA3CC1 CCINT0  
EDMA3CC1 CCINT1  
EDMA3CC1 CCINT2  
EDMA3CC1 CCINT3  
EDMA3CC1 CCINT4  
EDMA3CC1 CCINT5  
EDMA3CC1 CCINT6  
EDMA3CC1 CCINT7  
EDMA3CC2 CC_ERRINT  
EDMA3CC2 CC_MPINT  
EDMA3CC2 TC_ERRINT0  
EDMA3CC2 TC_ERRINT1  
EDMA3CC2 TC_ERRINT2  
EDMA3CC2 TC_ERRINT3  
EDMA3CC2 CC_GINT  
Reserved  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC1 individual completion interrupt  
EDMA3CC2 error interrupt  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
EDMA3CC2 memory protection interrupt  
EDMA3CC2 TC0 error interrupt  
EDMA3CC2 TC1 error interrupt  
EDMA3CC2 TC2 error interrupt  
EDMA3CC2 TC3 error interrupt  
EDMA3CC2 GINT  
EDMA3CC2 CCINT0  
EDMA3CC2 CCINT1  
EDMA3CC2 CCINT2  
EDMA3CC2 CCINT3  
EDMA3CC2 CCINT4  
EDMA3CC2 CCINT5  
EDMA3CC2 CCINT6  
EDMA3CC2 individual completion interrupt  
EDMA3CC2 individual completion interrupt  
EDMA3CC2 individual completion interrupt  
EDMA3CC2 individual completion interrupt  
EDMA3CC2 individual completion interrupt  
EDMA3CC2 individual completion interrupt  
EDMA3CC2 individual completion interrupt  
168  
Peripheral Information and Electrical Specifications  
Copyright 2013 Texas Instruments Incorporated  
 复制成功!