欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6678XCYP25 参数 Datasheet PDF下载

TMS320C6678XCYP25图片预览
型号: TMS320C6678XCYP25
PDF下载: 下载PDF文件 查看货源
内容描述: 多核固定和浮点数字信号处理器 [Multicore Fixed and Floating-Point Digital Signal Processor]
分类和应用: 数字信号处理器
文件页数/大小: 242 页 / 2088 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6678XCYP25的Datasheet PDF文件第162页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第163页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第164页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第165页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第167页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第168页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第169页浏览型号TMS320C6678XCYP25的Datasheet PDF文件第170页  
TMS320C6678  
Multicore Fixed and Floating-Point Digital Signal Processor  
SPRS691D—April 2013  
www.ti.com  
Table 7-38  
TMS320C6678 System Event Mapping — C66x CorePac Primary Interrupts (Part 2 of 4)  
Event Number  
Interrupt Event  
QM_INT_LOW_7  
QM_INT_LOW_8  
QM_INT_LOW_9  
QM_INT_LOW_10  
QM_INT_LOW_11  
QM_INT_LOW_12  
QM_INT_LOW_13  
QM_INT_LOW_14  
QM_INT_LOW_15  
QM_INT_HIGH_n (8)  
QM_INT_HIGH_(n+8) (8)  
QM_INT_HIGH_(n+16) (8)  
QM_INT_HIGH_(n+24) (8)  
TSIP0_RFSINT[n] (5)  
TSIP0_RSFINT[n] (5)  
TSIP0_XFSINT[n] (5)  
TSIP0_XSFINT[n] (5)  
TSIP1_RFSINT[n] (5)  
TSIP1_RSFINT[n] (5)  
TSIP1_XFSINT[n] (5)  
TSIP1_XSFINT[n] (5)  
Reserved  
Description  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
QM Interrupt for 224~255 Queues  
QM Interrupt for 256~287 Queues  
QM Interrupt for 288~319 Queues  
QM Interrupt for 320~351 Queues  
QM Interrupt for 352~383 Queues  
QM Interrupt for 384~415 Queues  
QM Interrupt for 416~447 Queues  
QM Interrupt for 448~479 Queues  
QM Interrupt for 480~511 Queues  
QM Interrupt for Queue 704+n8  
QM Interrupt for Queue 712+n8  
QM Interrupt for Queue 720+n8  
QM Interrupt for Queue 728+n8  
TSIP0 receive frame sync interrupt  
TSIP0 receive super frame interrupt  
TSIP0 transmit frame sync interrupt  
TSIP0 transmit super frame interrupt  
TSIP1 receive frame sync interrupt  
TSIP1 receive super frame interrupt  
TSIP1 transmit frame sync interrupt  
TSIP1 transmit super frame interrupt  
Reserved  
CIC0_OUT(2+8*n)7 Or CIC1_OUT(2+8*(n-4))7  
CIC0_OUT(3+8*n)7 Or CIC1_OUT(3+8*(n-4))7  
TINTLn (9)  
Interrupt Controller output  
Interrupt Controller output  
Local timer interrupt low  
Local timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Timer interrupt low  
Timer interrupt high  
Local GPIO interrupt  
TINTHn (9)  
TINT8L  
TINT8H  
TINT9L  
TINT9H  
TINT10L  
TINT10H  
TINT11L  
TINT11H  
TINT12L  
TINT12H  
TINT13L  
TINT13H  
TINT14L  
TINT14H  
TINT15L  
TINT15H  
GPINT8  
166  
Peripheral Information and Electrical Specifications  
Copyright 2013 Texas Instruments Incorporated  
 复制成功!