欢迎访问ic37.com |
会员登录 免费注册
发布采购

PGA204BU-TR 参数 Datasheet PDF下载

PGA204BU-TR图片预览
型号: PGA204BU-TR
PDF下载: 下载PDF文件 查看货源
内容描述: [INSTRUMENTATION AMPLIFIER, 150uV OFFSET-MAX, 1MHz BAND WIDTH, PDSO16]
分类和应用: 转换器
文件页数/大小: 45 页 / 573 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号PGA204BU-TR的Datasheet PDF文件第27页浏览型号PGA204BU-TR的Datasheet PDF文件第28页浏览型号PGA204BU-TR的Datasheet PDF文件第29页浏览型号PGA204BU-TR的Datasheet PDF文件第30页浏览型号PGA204BU-TR的Datasheet PDF文件第32页浏览型号PGA204BU-TR的Datasheet PDF文件第33页浏览型号PGA204BU-TR的Datasheet PDF文件第34页浏览型号PGA204BU-TR的Datasheet PDF文件第35页  
ADS1259  
www.ti.com  
SBAS424C JUNE 2009REVISED MARCH 2010  
Data Read Operation in Stop Continuous Mode  
As shown in Figure 60, after sending the RDATA  
command the data are shifted out on DOUT on the  
rising edges of SCLK. The MSB is clocked out on the  
first rising edge of SCLK. In Gate Control mode,  
DRDY returns to high on the first falling edge of  
SCLK. In Pulse Control mode, DRDY remains low  
until a new conversion is started.  
In Stop Read Data Continuous mode, a read data  
command (RDATA) must be sent for each new data  
read operation. New conversion data are ready when  
DRDY falls low or the DRDY register bit transitions  
low. The data read operation may then occur. The  
read data command must be sent at least 20 fCLK  
cycles before the DRDY falling edge or the data are  
incorrect. Do not the read data command during this  
time.  
The conversion data consist of three or four bytes  
(MSB first), depending on whether the checksum byte  
is included. The data may be read multiple times by  
continuing to shift the data.  
Data Ready  
Next Data Ready  
DRDY(1)  
(3)  
tUPDATE  
CS(2)  
1
9
17  
25  
33  
41  
SCLK  
DOUT  
DIN(7)  
Hi-Z  
CHECKSUM(5)  
DATA MSB(6)  
(4)  
DATA MSB  
DATA MID  
DATA LSB  
012h(8)  
(1) In Gate Control mode, DRDY returns to high on the first falling edge of SCLK. In Pulse Control mode, DRDY remains low until the next  
conversion is started. The DRDY pin or DRDY register bit can also be polled to determine when data are ready.  
(2) CS may be held low.  
(3) tUPDATE = 20/fCLK. Do not issue the Read Data opcode during this time.  
(4) During this interval, DOUT does not follow DRDY (stop continuous mode).  
(5) Optional conversion data checksum.  
(6) Optional repeat of previous conversion data.  
(7) DIN data are latched on the falling edge of SCLK. Data are output on the rising edges of SCLK.  
(8) Read Data command = 012h.  
Figure 60. Data Read Operation in STOP Continuous Mode  
Copyright © 2009–2010, Texas Instruments Incorporated  
Submit Documentation Feedback  
31  
Product Folder Link(s): ADS1259  
 
 
 复制成功!