欢迎访问ic37.com |
会员登录 免费注册
发布采购

PGA204BU-TR 参数 Datasheet PDF下载

PGA204BU-TR图片预览
型号: PGA204BU-TR
PDF下载: 下载PDF文件 查看货源
内容描述: [INSTRUMENTATION AMPLIFIER, 150uV OFFSET-MAX, 1MHz BAND WIDTH, PDSO16]
分类和应用: 转换器
文件页数/大小: 45 页 / 573 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号PGA204BU-TR的Datasheet PDF文件第25页浏览型号PGA204BU-TR的Datasheet PDF文件第26页浏览型号PGA204BU-TR的Datasheet PDF文件第27页浏览型号PGA204BU-TR的Datasheet PDF文件第28页浏览型号PGA204BU-TR的Datasheet PDF文件第30页浏览型号PGA204BU-TR的Datasheet PDF文件第31页浏览型号PGA204BU-TR的Datasheet PDF文件第32页浏览型号PGA204BU-TR的Datasheet PDF文件第33页  
ADS1259  
www.ti.com  
SBAS424C JUNE 2009REVISED MARCH 2010  
DATA FORMAT  
DATA CHECKSUM BYTE AND FLAG BIT  
The ADS1259 outputs 24 bits of conversion data in  
binary twos complement format, MSB first. The data  
LSB has a weight of VREF/(223 – 1). A positive  
full-scale input produces an output code of 7FFFFFh  
and the negative full-scale input produces an output  
An optional checksum byte can be appended to the  
conversion data bytes. The checksum makes the  
data word length four bytes in length instead of three.  
The checksum byte is enabled by the register bit  
CHKSUM. The checksum itself is the least significant  
byte sum of the three conversion data bytes, offset by  
9Bh. Note that the checksum byte option only applies  
to the readback conversion data, not to register data.  
The checksum is either seven bits or eight bits,  
depending if the FLAG register bit is enabled. If the  
FLAG bit is enabled the checksum is seven bits, with  
bit 7 replaced by the out-of-range flag. Figure 57 and  
Table 17 describe the combinations of the FLAG and  
CHKSUM register bits.  
code of 800000h. The output clips at these codes for  
Table 16  
signals that exceed full-scale.  
summarizes the  
ideal output codes for different input signals.  
Table 16. Ideal Output Code versus Input Signal  
DIFFERENTIAL INPUT SIGNAL VIN  
(AINP – AINN)  
IDEAL OUTPUT  
CODE(1)  
VREF  
7FFFFFh  
+VREF  
Checksum = MSB data byte + Mid data byte + LSB  
data byte + 9Bh.  
000001h  
(223 - 1)  
0
000000h  
FFFFFFh  
32-Bit Conversion Data (CHKSUM = 1)  
24-Bit Conversion Data (CHKSUM = 0)  
-VREF  
(223 - 1)  
MSB  
MID  
LSB  
CHECKSUM  
Bit 7 of Checksum  
223  
223 - 1  
Flag = 1; Bit 0 of LSB Conversion Data  
800000h  
£ -VREF  
or  
Figure 57. Checksum Byte and Out-of-Range Flag  
(1) Excludes effects of noise, linearity, offset, and gain errors.  
DATA INTEGRITY  
Table 17. Checksum Byte and Over-Range Flag  
Data readback integrity is augmented by a checksum  
byte and redundant data read capability. The  
checksum byte is the sum of three data conversion  
bytes, offset by 9Bh. Additionally, the data conversion  
bytes may be read multiple times by continuing to  
shift data past the initial read of 24 bits (32 bits if  
checksum is enabled).  
FLAG  
CHKSUM  
REGISTER REGISTER  
BIT  
BIT  
DESCRIPTION  
No checksum byte, no out-of-range  
flag  
0
0
8-bit checksum byte, no  
out-of-range flag  
0
1
1
0
No checksum byte, out-of-range  
flag replaces LSB (bit 0) of  
conversion data  
7-bit checksum byte, out-of-range  
replaces MSB (bit 7) of checksum  
byte.  
1
1
Copyright © 2009–2010, Texas Instruments Incorporated  
Submit Documentation Feedback  
29  
Product Folder Link(s): ADS1259  
 
 
 
 
 复制成功!