ONET1131EC
www.ti.com.cn
ZHCSFG0 –SEPTEMBER 2016
7.6.2 RX Registers
7.6.2.1 RX Register 4 (offset = 0000 0000) [reset = 0h]
Figure 29. RX Register 4
7
6
5
4
3
2
1
0
DIS
R/W
Reserved
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 6. RX Register 4 Field Descriptions
Bit
7
Field
Type
R/W
R/W
Reset
Description
Set bit to 1
Reserved
DIS
0
0
6:0
Reserved
7.6.2.2 RX Register 5 (offset = 0000 0000) [reset = 0h]
Figure 30. Reserved Register 5 - 9
7
6
5
4
3
2
1
0
Reserved
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7. Reserved Register 5 - 9 Field Descriptions
Bit
Field
Type
Reset
Description
7:0
Reserved
R/W
0
Reserved
Copyright © 2016, Texas Instruments Incorporated
25