OMAP-L137 Low-Power Applications Processor
www.ti.com
SPRS563A–SEPTEMBER 2008–REVISED OCTOBER 2008
Table 6-43. McASP0 Switching Characteristics(1)
NO.
PARAMETER
MIN
20
MAX
UNIT
Cycle time, AHCLKX0 internal, AHCLKR0 output
Cycle time, AHCLKR0 external, AHCLKR0 output
Cycle time, AHCLKX0 internal, AHCLKX0 output
Cycle time, AHCLKX0 external, AHCLKX0 output
20
9
tc(AHCLKRX)
ns
20
20
Pulse duration, AHCLKR0 internal, AHCLKR0
output
(AHR/2) – 2.5(2)
(AHR/2) – 2.5(2)
(AHX/2) – 2.5(3)
(AHX/2) – 2.5(3)
Pulse duration, AHCLKR0 external, AHCLKR0
output
10
tw(AHCLKRX)
ns
Pulse duration, AHCLKX0 internal, AHCLKX0
output
Pulse duration, AHCLKX0 external, AHCLKX0
output
Cycle time, ACLKR0 internal, ACLKR0 output
Cycle time, ACLKR0 external, ACLKR0 output
Cycle time, ACLKX0 internal, ACLKX0 output
Cycle time, ACLKX0 external, ACLKX0 output
Pulse duration, ACLKR0 internal, ACLKR0 output
Pulse duration, ACLKR0 external, ACLKR0 output
Pulse duration, ACLKX0 internal, ACLKX0 output
Pulse duration, ACLKX0 external, ACLKX0 output
Delay time, ACLKR0 internal, AFSR output(7)
Delay time, ACLKX0 internal, AFSR output(8)
Delay time, ACLKX0 internal, AFSX output
greater of 2P or 20 ns(4)
greater of 2P or 20 ns(4)
greater of 2P or 20 ns(4)
greater of 2P or 20 ns(4)
11
12
tc(ACLKRX)
ns
ns
(AR/2) – 2.5(5)
(AR/2) – 2.5(5)
(AX/2) – 2.5(6)
(AX/2) – 2.5(6)
tw(ACLKRX)
0
0
0
3
3
3
5.8
5.8
5.8
Delay time, ACLKR0 external input, AFSR output(7)
Delay time, ACLKX0 external input, AFSR output(8)
Delay time, ACLKX0 external input, AFSX output
11.6
11.6
11.6
13
td(ACLKRX-AFSRX)
ns
Delay time, ACLKR0 external output, AFSR
output(7)
3
3
11.6
11.6
Delay time, ACLKX0 external output, AFSR
output(8)
Delay time, ACLKX0 external output, AFSX output
Delay time, ACLKX0 internal, AXR0[n] output
Delay time, ACLKX0 external input, AXR0[n] output
3
0
3
11.6
5.8
11.6
14
15
td(ACLKX-AXRV)
ns
ns
Delay time, ACLKX0 external output, AXR0[n]
output
3
0
3
11.6
5.8
Disable time, ACLKX0 internal, AXR0[n] output
Disable time, ACLKX0 external input, AXR0[n]
output
11.6
tdis(ACLKX-AXRHZ)
Disable time, ACLKX0 external output, AXR0[n]
output
3
11.6
(1) McASP0 ACLKX0 internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX0 external input – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX0 external output – McASP0ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
ACLKR0 internal – McASP0 ACLKR0CTL.CLKRM = 1, PDIR.ACLKR =1
ACLKR0 external input – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR0 external output – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
(2) AHR - Cycle time, AHCLKR0.
(3) AHX - Cycle time, AHCLKX0.
(4) P = SYSCLK2 period
(5) AR - ACLKR0 period.
(6) AX - ACLKX0 period.
(7) McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0
(8) McASP0 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX0
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
137
TI [ TEXAS INSTRUMENTS ]
