OMAP-L137 Low-Power Applications Processor
www.ti.com
SPRS563A–SEPTEMBER 2008–REVISED OCTOBER 2008
6.15.2.3 Multichannel Audio Serial Port 2 (McASP2) Timing
Table 6-46 and Table 6-47 assume testing over recommended operating conditions (see Figure 6-33 and
Figure 6-34).
Table 6-46. McASP2 Timing Requirements(1)(2)
NO.
MIN
MAX UNIT
Cycle time, AHCLKR2 external, AHCLKR2 input
Cycle time, AHCLKX2 external, AHCLKX2 input
Pulse duration, AHCLKR2 external, AHCLKR2 input
Pulse duration, AHCLKX2 external, AHCLKX2 input
Cycle time, ACLKR2 external, ACLKR2 input
13
1
tc(AHCLKRX)
tw(AHCLKRX)
tc(ACLKRX)
tw(ACLKRX)
ns
13
6.5
2
3
4
ns
ns
ns
6.5
greater of 2P or 13
Cycle time, ACLKX2 external, ACLKX2 input
greater of 2P or 13
Pulse duration, ACLKR2 external, ACLKR2 input
Pulse duration, ACLKX2 external, ACLKX2 input
Setup time, AFSR2 input to ACLKR2 internal(3)
Setup time, AFSR2 input to ACLKX2 internal(4)
Setup time, AFSX2 input to ACLKX2 internal
6.5
6.5
10
10
10
Setup time, AFSR2 input to ACLKR2 external input(3)
Setup time, AFSR2 input to ACLKX2 external input(4)
Setup time, AFSX2 input to ACLKX2 external input
Setup time, AFSR2 input to ACLKR2 external output(3)
Setup time, AFSR2 input to ACLKX2 external output(4)
Setup time, AFSX2 input to ACLKX2 external output
Hold time, AFSR2 input after ACLKR2 internal(3)
Hold time, AFSR2 input after ACLKX2 internal(4)
Hold time, AFSX2 input after ACLKX2 internal
Hold time, AFSR2 input after ACLKR2 external input(3)
Hold time, AFSR2 input after ACLKX2 external input(4)
Hold time, AFSX2 input after ACLKX2 external input
1.6
1.6
1.6
1.6
1.6
1.6
-2.2
-2.2
-2.2
1.3
1.3
1.3
5
tsu(AFSRX-ACLKRX)
ns
6
th(ACLKRX-AFSRX)
ns
Hold time, AFSR2 input after ACLKR2 external
output(3)
1.3
1.3
Hold time, AFSR2 input after ACLKX2 external
output(4)
Hold time, AFSX2 input after ACLKX2 external output
Setup time, AXR2[n] input to ACLKR2 internal(3)
Setup time, AXR2[n] input to ACLKX2 internal(4)
Setup time, AXR2[n] input to ACLKR2 external input(3)
Setup time, AXR2[n] input to ACLKX2 external input(4)
1.3
10
10
1.6
1.6
7
tsu(AXR-ACLKRX)
ns
Setup time, AXR2[n] input to ACLKR2 external
output(3)
1.6
1.6
Setup time, AXR2[n] input to ACLKX2 external
output(4)
(1) ACLKX2 internal – McASP2 ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX2 external input – McASP2 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX2 external output – McASP2 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
ACLKR2 internal – McASP2 ACLKRCTL.CLKRM = 1, PDIR.ACLKR =1
ACLKR2 external input – McASP2 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR2 external output – McASP2 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
(2) P = SYSCLK2 period
(3) McASP2 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR2
(4) McASP2 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX2
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
141
TI [ TEXAS INSTRUMENTS ]
