DM385, DM388
SPRS821D –MARCH 2013–REVISED DECEMBER 2013
www.ti.com
Table 8-71. Data Routing Specification(1)
NO.
1
PARAMETER
MIN
TYP
MAX
DQLM0
DQLM1
DQLM2
DQLM3
25
UNIT
mils
mils
mils
mils
mils
mils
mils
DB0 nominal length(2)(3)
DB1 nominal length(2)(4)
DB2 nominal length(2)(5)
DB3 nominal length(2)(6)
DBn skew(7)
2
3
4
5
6
DQSn+ to DQSn- skew
DQSn to DBn skew(7)(8)
5
7
25
8
Center-to-center DBn to other DDR3 trace spacing(9)(10)
Center-to-center DBn to other DBn trace spacing(9)(11)
4w
3w
9
10 DQSn center-to-center spacing(12)
11 DQSn center-to-center spacing to other net(9)
4w
(1) External termination disallowed. Data termination should use built-in ODT functionality.
(2) DQLMn is the longest Manhattan distance of a byte. r definition, see Section 8.13.3.16.2 and Figure 8-82.
(3) DQLM0 is the longest Manhattan length for the net classes of Byte 0.
(4) DQLM1 is the longest Manhattan length for the net classes of Byte 1.
(5) DQLM2 is the longest Manhattan length for the net classes of Byte 2.
(6) DQLM3 is the longest Manhattan length for the net classes of Byte 3.
(7) Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.
(8) Each DQS pair is length matched to its associated byte.
(9) Center-to-center spacing is allowed to fall to minimum (2w) for up to 1250 mils of routed length.
(10) Other DDR3 trace spacing means other DDR3 net classes not within the byte.
(11) This applies to spacing within the net classes of a byte.
(12) DQS pair spacing is set to ensure proper differential impedance.
250
Peripheral Information and Timings
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DM385 DM388