欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM385 参数 Datasheet PDF下载

DM385图片预览
型号: DM385
PDF下载: 下载PDF文件 查看货源
内容描述: DM385和DM388 DaVincia ? ¢数字媒体处理器 [DM385 and DM388 DaVinci™ Digital Media Processor]
分类和应用:
文件页数/大小: 280 页 / 2479 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号DM385的Datasheet PDF文件第161页浏览型号DM385的Datasheet PDF文件第162页浏览型号DM385的Datasheet PDF文件第163页浏览型号DM385的Datasheet PDF文件第164页浏览型号DM385的Datasheet PDF文件第166页浏览型号DM385的Datasheet PDF文件第167页浏览型号DM385的Datasheet PDF文件第168页浏览型号DM385的Datasheet PDF文件第169页  
DM385, DM388  
www.ti.com  
SPRS821D MARCH 2013REVISED DECEMBER 2013  
8.4 EDMA  
The EDMA controller handles all data transfers between memories and the device slave peripherals on  
the device. These data transfers include cache servicing, non-cacheable memory accesses, user-  
programmed data transfers, and host accesses.  
8.4.1 EDMA Channel Synchronization Events  
The EDMA channel controller supports up to 64 channels which service peripherals and memory. Each  
EDMA channel is mapped to a default EDMA synchronization event as shown in Table 8-2. In addition,  
each EDMA channel can alternatively be mapped to one of the 31 multiplexed EDMA synchronization  
events shown in Table 8-3. The EVT_MUX_x registers in the Control Module are used to select between  
the default event and the multiplexed events for each channel.  
For more detailed information on the EDMA module and how EDMA events are enabled, captured,  
processed, linked, chained, cleared, and more, see the Enhanced Direct Memory Access Controller  
chapter in the device-specific Technical Reference Manual.  
Table 8-2. EDMA Default Synchronization Events  
EVENT  
NUMBER  
DEFAULT  
EVENT NAME  
DEFAULT EVENT DESCRIPTION  
0-1  
2
SDTXEVT1  
SDRXEVT1  
Reserved  
SD1 Transmit  
SD1 Receive  
Reserved  
3
4-7  
8
AXEVT0  
McASP0 Transmit  
McASP0 Receive  
McASP1 Transmit  
McASP1 Receive  
Reserved  
9
AREVT0  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32-35  
36  
37  
38  
AXEVT1  
AREVT1  
Reserved  
Reserved  
Reserved  
SPI0XEVT0  
SPI0REVT0  
SPI0XEVT1  
SPI0REVT1  
SPI0XEVT2  
SPI0REVT2  
SPI0XEVT3  
SPI0REVT3  
SDTXEVT0  
SDRXEVT0  
UTXEVT0  
URXEVT0  
UTXEVT1  
URXEVT1  
UTXEVT2  
URXEVT2  
SPI0 Transmit 0  
SPI0 Receive 0  
SPI0 Transmit 1  
SPI0 Receive 1  
SPI0 Transmit 2  
SPI0 Receive 2  
SPI0 Transmit 3  
SPI0 Receive 3  
SD0 Transmit  
SD0 Receive  
UART0 Transmit  
UART0 Receive  
UART1 Transmit  
UART1 Receive  
UART2 Transmit  
UART2 Receive  
Reserved  
ISS_DMA_REQ1  
ISS_DMA_REQ2  
ISS_DMA_REQ3  
ISS Event 1  
ISS Event 2  
ISS Event 3  
Copyright © 2013, Texas Instruments Incorporated  
Peripheral Information and Timings  
165  
Submit Documentation Feedback  
Product Folder Links: DM385 DM388  
 
 复制成功!