欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC1110F32RHHR 参数 Datasheet PDF下载

CC1110F32RHHR图片预览
型号: CC1110F32RHHR
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器,低于1GHz的射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, Sub-1 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 249 页 / 3133 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号CC1110F32RHHR的Datasheet PDF文件第127页浏览型号CC1110F32RHHR的Datasheet PDF文件第128页浏览型号CC1110F32RHHR的Datasheet PDF文件第129页浏览型号CC1110F32RHHR的Datasheet PDF文件第130页浏览型号CC1110F32RHHR的Datasheet PDF文件第132页浏览型号CC1110F32RHHR的Datasheet PDF文件第133页浏览型号CC1110F32RHHR的Datasheet PDF文件第134页浏览型号CC1110F32RHHR的Datasheet PDF文件第135页  
CC1110Fx / CC1111Fx  
0xFF  
0x00  
OVFIF = 1  
OVFIF = 1  
Figure 35: Free-running Mode  
12.9.3.1 Modulo Mode  
TIMIF.TxOVFIF  
IRCON.TxIF flag is only asserted if the  
corresponding interrupt mask bit  
TxCTL.OVFIM is set. An interrupt request is  
generated when both TxCTL.OVFIM and  
IEN1.TxENare set to 1. Modulo mode can be  
used for applications where a period other  
than 0xFF is required.  
flag  
is  
set.  
The  
In modulo mode the counter starts from 0x00  
and increments at each active clock edge.  
When the counter reaches the terminal count  
value TxCC0 (overflow), the counter is loaded  
with 0x00 on the next timer tick and continues  
incrementing its value as shown in Figure 36.  
When  
TxCC0  
is  
reached,  
the  
TxCC0  
0x00  
OVFIF = 1  
OVFIF = 1  
Figure 36: Modulo Mode  
12.9.3.2 Down Mode  
IRCON.TxIF  
corresponding  
is only asserted if the  
interrupt mask bit  
In down mode, after the timer has been  
started, the counter is loaded with the contents  
in TxCC0. The counter then counts down to  
0x00 (terminal count value) and remains at  
0x00 as shown in Figure 37. The flag  
TIMIF.TxOVFIFis set when 0x00 is reached.  
TxCTL.OVFIM is set. An interrupt request is  
generated when both TxCTL.OVFIM and  
IEN1.TxEN are set to 1. The timer down  
mode can generally be used in applications  
where an event timeout interval is required.  
TxCC0  
0x00  
OVFIF = 1  
Figure 37: Down Mode  
corresponding  
12.9.3.3 Up/Down Mode  
interrupt  
mask  
bit  
TxCTL.OVFIM is set. An interrupt request is  
generated when both TxCTL.OVFIM and  
IEN1.TxEN are set to 1. The up/down mode  
can be used when symmetrical output pulses  
are required with a period other than 0xFF,  
and therefore allows implementation of centre-  
aligned PWM output applications.  
In up/down mode the counter starts from 0x00  
and increments at each active clock edge.  
When the counter value matches the terminal  
count value TxCC0, the counter counts down  
until 0x00 is reached and it starts counting up  
again as shown in Figure 38. When 0x00 is  
reached, the TIMIF.TxOVFIF flag is set. The  
IRCON.TxIF flag is only asserted if the  
SWRS033H  
Page 131 of 246  
 
 
 
 复制成功!