欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第184页浏览型号AM3352BZCZD80的Datasheet PDF文件第185页浏览型号AM3352BZCZD80的Datasheet PDF文件第186页浏览型号AM3352BZCZD80的Datasheet PDF文件第187页浏览型号AM3352BZCZD80的Datasheet PDF文件第189页浏览型号AM3352BZCZD80的Datasheet PDF文件第190页浏览型号AM3352BZCZD80的Datasheet PDF文件第191页浏览型号AM3352BZCZD80的Datasheet PDF文件第192页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
DQLMX0  
DQ0  
DQ[0:7], DM0, DQS0  
DQ[8:15], DM1, DQS1  
DQ1  
DQLMX1  
DQLMY0  
DQLMY1  
1
0
DQ0 - DQ1 represent data bytes 0 - 1.  
There are two DQLMs, one for each byte (16-bit interface). Each DQLM is the longest Manhattan distance of the byte;  
therefore:  
DQLM0 = DQLMX0 + DQLMY0  
DQLM1 = DQLMX1 + DQLMY1  
Figure 5-67. DQLM for Any Number of Allowed DDR3 Devices  
Table 5-67. DQS[x] and DQ[x] Routing Specification(1)(2)  
NO.  
1
PARAMETER  
MIN  
TYP  
MAX  
DQLM0  
DQLM1  
25  
UNIT  
mils  
mils  
mils  
mils  
mils  
DQ0 nominal length(3)(4)  
DQ1 nominal length(3)(5)  
DQ[x] skew(6)  
2
3
4
DQS[x] skew  
DQS[x]-to-DQ[x] skew(6)(7)  
5
5
25  
6
Center-to-center DQ[x] to other DDR3 trace spacing(8)(9)  
Center-to-center DQ[x] to other DQ[x] trace spacing(8)(10)  
DQS[x] center-to-center spacing(11)  
4w  
3w  
7
8
9
DQS[x] center-to-center spacing to other net(8)  
4w  
(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.  
(2) External termination disallowed. Data termination should use built-in ODT functionality.  
(3) DQLMn is the longest Manhattan distance of a byte. For definition, see Section 5.6.2.3.6.2 and Figure 5-67.  
(4) DQLM0 is the longest Manhattan length for the DQ0 net class.  
(5) DQLM1 is the longest Manhattan length for the DQ1 net class.  
(6) Length matching is only done within a byte. Length matching across bytes is not required.  
(7) Each DQS clock net class is length matched to its associated DQ signal net class.  
(8) Center-to-center spacing is allowed to fall to minimum for up to 1250 mils of routed length.  
(9) Other DDR3 trace spacing means signals that are not part of the same DQ[x] signal net class.  
(10) This applies to spacing within same DQ[x] signal net class.  
(11) DQS[x] pair spacing is set to ensure proper differential impedance. Differential impedance should be Zo x 2, where Zo is the single-  
ended impedance defined in Table 5-60.  
188  
Peripheral Information and Timings  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 
 
 
 
 
 
 
 
 
 
 复制成功!