欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第180页浏览型号AM3352BZCZD80的Datasheet PDF文件第181页浏览型号AM3352BZCZD80的Datasheet PDF文件第182页浏览型号AM3352BZCZD80的Datasheet PDF文件第183页浏览型号AM3352BZCZD80的Datasheet PDF文件第185页浏览型号AM3352BZCZD80的Datasheet PDF文件第186页浏览型号AM3352BZCZD80的Datasheet PDF文件第187页浏览型号AM3352BZCZD80的Datasheet PDF文件第188页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
www.ti.com  
5.6.2.3.4.2.2 CK and ADDR_CTRL Routing, One DDR3 Device  
Figure 5-60 shows the CK routing for one DDR3 device. Figure 5-61 shows the corresponding  
ADDR_CTRL routing.  
VDDS_DDR  
Cac  
Rcp  
Rcp  
A2  
A2  
AT  
AT  
0.1 µF  
=
Figure 5-60. CK Routing for One DDR3 Device  
Rtt  
A2  
AT  
Vtt  
=
Figure 5-61. ADDR_CTRL Routing for One DDR3 Device  
5.6.2.3.5 Data Topologies and Routing Definition  
No matter the number of DDR3 devices used, the data line topology is always point to point, so its  
definition is simple.  
5.6.2.3.5.1 DQS[x] and DQ[x] Topologies, Any Number of Allowed DDR3 Devices  
DQS[x] lines are point-to-point differential, and DQ[x] lines are point-to-point singled ended. Figure 5-62  
and Figure 5-63 show these topologies.  
184  
Peripheral Information and Timings  
Copyright © 2011–2013, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 复制成功!