欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第181页浏览型号AM3352BZCZD80的Datasheet PDF文件第182页浏览型号AM3352BZCZD80的Datasheet PDF文件第183页浏览型号AM3352BZCZD80的Datasheet PDF文件第184页浏览型号AM3352BZCZD80的Datasheet PDF文件第186页浏览型号AM3352BZCZD80的Datasheet PDF文件第187页浏览型号AM3352BZCZD80的Datasheet PDF文件第188页浏览型号AM3352BZCZD80的Datasheet PDF文件第189页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
www.ti.com  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
AM335x  
DQS[x]  
DDR3  
DQS[x]+  
DQS[x]-  
DQS[x]  
IO Buffer  
IO Buffer  
Routed Differentially  
x = 0, 1  
Figure 5-62. DQS[x] Topology  
AM335x  
DQ[x]  
DDR3  
DQ[x]  
DQ[x]  
IO Buffer  
IO Buffer  
x = 0, 1  
Figure 5-63. DQ[x] Topology  
5.6.2.3.5.2 DQS[x] and DQ[x] Routing, Any Number of Allowed DDR3 Devices  
Figure 5-64 and Figure 5-65 show the DQS[x] and DQ[x] routing.  
DQS[x]  
DQS[x]+  
DQS[x]-  
Routed Differentially  
x = 0, 1  
Figure 5-64. DQS[x] Routing With Any Number of Allowed DDR3 Devices  
DQ[x]  
x = 0, 1  
Figure 5-65. DQ[x] Routing With Any Number of Allowed DDR3 Devices  
Copyright © 2011–2013, Texas Instruments Incorporated  
Peripheral Information and Timings  
185  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 
 
 复制成功!