ADS131M04-Q1
ZHCSOL7A –MARCH 2022 –REVISED AUGUST 2022
www.ti.com.cn
8.6.10 CH0_CFG Register (Address = 9h) [reset = 0000h]
The CH0_CFG register is shown in 图8-35 and described in 表8-23.
Return to the Summary Table.
图8-35. CH0_CFG Register
15
14
13
12
11
10
9
1
8
0
PHASE0[9:2]
R/W-0000000000b
7
6
5
4
3
2
PHASE0[1:0]
R/W-0000000000b
RESERVED
R-000b
DCBLK0_DIS0
R/W-0b
MUX0[1:0]
R/W-00b
表8-23. CH0_CFG Register Field Descriptions
Bit
Field
Type
Reset
Description
15:6
PHASE0[9:0]
R/W
0000000000
b
Channel 0 phase delay
Phase delay in modulator clock cycles provided in two's complement
format. See 表8-5 for details.
5:3
2
RESERVED
R
000b
0b
Reserved
Always write 000b
DCBLK0_DIS0
R/W
DC block filter for channel 0 disable
0b = Controlled by DCBLOCK[3:0] (default)
1b = Disabled for this channel
1:0
MUX0[1:0]
R/W
00b
Channel 0 input selection
00b = AIN0P and AIN0N (default)
01b = ADC inputs shorted
10b = Positive DC test signal
11b = Negative DC test signal
Copyright © 2022 Texas Instruments Incorporated
62
Submit Document Feedback
Product Folder Links: ADS131M04-Q1
TI [ TEXAS INSTRUMENTS ]
