Data Sheet 71M6531D/F-71M6532D/F
FDS 6531/6532 005
Table 44: Data/Direction Registers and Internal Resources for DIO 40-51 (71M6532D/F)
DIO
40 41 42 43 44 45
60 61 62 63 64 65
95 97 98 40 31 38
–
–
–
–
47 48
67 68
22 23
49
69
24
5
50
70
25
6
51
71
50
7
LCD Segment
Pin number
Configuration (DIO
or LCD segment)
4
5
6
7
0
1
3
4
LCD_BITMAP[63:56]
LCD_BITMAP[71:64]
Data Register
–
Direction Register
0 = input,
–
1 = output
DIO24 and higher do not have SFR registers for direction control. DIO40 and higher do not have SFR
registers for data access. The direction control of these pins is achieved with the LCD_SEGn[3] bits and
data access is controlled with the LCD_SEGn[0] bits in I/O RAM.
DIO56 through DIO58 are dedicated DIO pins. They are controlled with DIO_DIR56[7] through
DIO_DIR58[7] and with DIO_56[4] through DIO_58[4] in I/O RAM.
1.5.9 Digital IO – Common Characteristics for 71M6531D/F and 71M6532D/F
On reset or power-up, all DIO pins are inputs until they are configured for the desired direction under
MPU control. The pin function can be configured by the I/O RAM bits LCD_BITMAPn. Setting
LCD_BITMAPn = 1 configures the pin for LCD, setting LCD_BITMAPn = 0 configures it for DIO. Once a
pin is configured as DIO, it can be configured independently as an input or output with the DIO_DIR bits
or the LCD_SEGn registers. Input and output data are written to or read from the pins using SFR registers
P0, P1, and P2.
DIO24 and higher do not have SFR registers for direction control. DIO40 and higher do not have SFR
registers for data access. The direction control of these pins is achieved with the LCD_SEGn[3] registers
and data access is controlled with the LCD_SEGn[0] registers in I/O RAM.
Since the control for DIO24 through DIO51 is shared with the control for LCD segments, the firmware
must take care not to disturb the DIO pins when accessing the LCD segments and vice versa. Usually,
this requires reading the I/O RAM register, applying a mask and writing back the modified byte.
Table 45: DIO_DIR Control Bit
DIO_DIR [n]
Table 46: Selectable Control using DIO_DIR Bits
DIO_R
Resource Selected for DIO Pin
Value
0
1
0
1
2
3
4
5
6
7
None
DIO Pin n Function
Input
Output
Reserved
T0 (counter 0 clock)
T1 (counter 1 clock)
High priority I/O interrupt (INT0 rising)
Low priority I/O interrupt (INT1 rising)
High priority I/O interrupt (INT0 falling)
Low priority I/O interrupt (INT1 falling)
44
© 2005-2010 TERIDIAN Semiconductor Corporation
v1.3
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
