欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS90UB913QSQ/NOPB 参数 Datasheet PDF下载

DS90UB913QSQ/NOPB图片预览
型号: DS90UB913QSQ/NOPB
PDF下载: 下载PDF文件 查看货源
内容描述: DS90UB913Q / DS90UB914Q 10-100MHz 10 / 12位DC平衡的FPD -Link的III串行器和解串与双向控制通道 [DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and Deserializer with Bidirectional Control Channel]
分类和应用: 光电二极管
文件页数/大小: 63 页 / 1331 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第34页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第35页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第36页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第37页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第39页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第40页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第41页浏览型号DS90UB913QSQ/NOPB的Datasheet PDF文件第42页  
DS90UB913Q, DS90UB914Q  
SNLS420B JULY 2012REVISED APRIL 2013  
www.ti.com  
DS90UB913Q  
Serializer  
DS90UB914Q  
Deserializer  
FPD Link III-  
High Speed  
Camera Data  
Camera Data  
DOUT+  
DOUT-  
RIN+  
RIN-  
10 or 12  
10 or 12  
ROUT[11:0]  
or  
ROUT[9:0]  
HSYNC,  
VSYNC  
DIN[11:0] or  
DIN[9:0]  
HSYNC,  
VSYNC  
DATA  
Image  
Sensor  
DATA  
HSYNC  
HSYNC  
VSYNC  
VSYNC  
Bi-Directional  
PCLK  
PCLK  
ECU Module  
Pixel Clock  
Pixel Clock  
Control Channel  
SDA  
SCL  
SDA  
SCL  
2
4
PLL  
GPIO[3:0]  
GPO[1:0]  
GPO[3:0]  
Microcontroller  
GPO[1:0]  
SDA  
SCL  
SDA  
SCL  
Camera Unit  
GPO3  
Reference Clock  
(Ext. OSC/2)  
÷2  
GPO2  
External  
Oscillator  
Figure 24. DS90UB913/914Q Operation in the External Oscillator Mode  
When the DS90UB913Q device is operated using an external oscillator, the GPO3 pin on the DS90UB913Q is  
the input pin for the external oscillator. In applications where the DS90UB913Q device is operated from an  
external oscillator, the divide-by-2 circuit in the DS90UB913Q device feeds back the divided clock output to the  
imager device through GPO2 pin. The pixel clock to external oscillator ratios needs to be fixed for the 12–bit high  
frequency mode and the 10–bit mode. In the 10-bit mode, the pixel clock frequency divided by the external  
oscillator frequency must be 2. In the 12-bit high frequency mode, the pixel clock frequency divided by  
the external oscillator frequency must be 1.5. For example, if the external oscillator frequency is 48MHz in the  
10–bit mode, the pixel clock frequency of the imager needs to be twice of the external oscillator frequency, i.e.  
96MHz. If the external oscillator frequency is 48MHz in the 12-bit high frequency mode, the pixel clock frequency  
of the imager needs to be 1.5 times of the external oscillator frequency, i.e. 72MHz. In this mode, GPO2 and  
GPO3 on the Serializer cannot act as the output of the input signal coming from GPIO2 or GPIO3 on the  
Deserializer.  
DS90UB913/914Q Operation with Pixel Clock from Imager as Reference Clock  
The DS90UB913/914Q chipsets can be operated by using the pixel clock from the imager as the reference  
clock.Figure 25 shows the operation of the DS90UB913/914Q chipsets using the pixel clock from the imager. If  
the DS90UB913Q device is operated using the pixel clock from the imager as the reference clock, then the  
imager uses an external oscillator as its reference clock. There are 4 GPIOs on the Serializer and 4 GPIOs on  
the Deserializer in this mode.  
38  
Submit Documentation Feedback  
Copyright © 2012–2013, Texas Instruments Incorporated  
Product Folder Links: DS90UB913Q DS90UB914Q  
 复制成功!