Electrical characteristics
2
STM8S003F3 STM8S003K3
9.3.9
I C interface characteristics
2
Table 44. I C characteristics
Standard mode I2C Fast mode I2C(1)
Symbol
Parameter
Unit
Min(2)
Max(2)
Min(2) Max(2)
tw(SCLL) SCL clock low time
tw(SCLH) SCL clock high time
tsu(SDA) SDA setup time
4.7
4.0
-
-
-
-
1.3
0.6
-
µs
-
250
0(3)
100
0(4)
-
th(SDA)
SDA data hold time
900(3)
tr(SDA)
tr(SCL)
ns
SDA and SCL rise time
-
-
1000
300
-
-
300
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
th(STA)
START condition hold time
4.0
4.7
4.0
-
-
-
0.6
0.6
0.6
-
-
-
µs
tsu(STA) Repeated START condition setup time
tsu(STO) STOP condition setup time
µs
µs
pF
STOP to START condition time
tw(STO:STA)
(bus free)
4.7
-
1.3
-
-
Cb
Capacitive load for each bus line
-
400
400
1. fMASTER, must be at least 8 MHz to achieve max fast I2C speed (400kHz)
Data based on standard I2C protocol requirement, not tested in production
2.
The maximum hold time of the start condition has only to be met if the interface does not stretch the low
time
3.
4.
The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL
80/103
DocID018576 Rev 5
STMICROELECTRONICS [ ST ]
