STM8S003F3P6C 参数 Datasheet PDF下载

Electrical characteristics

STM8S003F3 STM8S003K3

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

Figure 38. SPI timing diagram - slave mode and CPHA = 0

Figure 39. SPI timing diagram - slave mode and CPHA = 1

(1)

1. Measurement points are done at CMOS levels: 0.3 V

DD

and 0.7 V

DD.

78/103

DocID018576 Rev 5