STM8S003F3 STM8S003K3
Electrical characteristics
(1)
Figure 40. SPI timing diagram - master mode
(IGH
.33 INPUT
T
Cꢇ3#+ꢈ
#0(!ꢅꢆ
#0/,ꢅꢆ
#0(!ꢅꢆ
#0/,ꢅꢀ
#0(!ꢅꢀ
#0/,ꢅꢆ
#0(!ꢅꢀ
#0/,ꢅꢀ
T
T
T
T
Wꢇ3#+(ꢈ
Wꢇ3#+,ꢈ
Rꢇ3#+ꢈ
Fꢇ3#+ꢈ
T
SUꢇ-)ꢈ
-)3/
).054
-3").
T
")4ꢃ ).
,3" ).
Hꢇ-)ꢈ
-/3)
- 3" /54
")4ꢀ /54
,3" /54
/54054
T
T
Vꢇ-/ꢈ
Hꢇ-/ꢈ
AIꢀꢁꢀꢂꢃ6ꢄ
1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.
DocID018576 Rev 5
79/103
87