欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第347页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第348页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第349页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第350页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第352页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第353页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第354页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第355页  
CONTROLLER AREA NETWORK (bxCAN)  
CONTROLLER AREA NETWORK (Cont’d)  
MAILBOX DATA LENGTH CONTROL REGIS-  
TER (MDLC)  
MAILBOX TIME STAMP LOW REGISTER  
(MTSLR)  
All bits of this register is write protected when the  
mailbox is not in empty state.  
Read / Write  
Reset Value: xxxx xxxx (xxh)  
Read / Write  
Reset Value: xxxx xxxx (xxh)  
7
0
TIME7 TIME6 TIME5 TIME4 TIME3 TIME2 TIME1 TIME0  
7
0
TGT  
0
0
0
DLC3  
DLC2  
DLC1  
DLC0  
Bit 7:0 = TIME[7:0] Message Time Stamp Low  
This fields contains the low byte of the 16-bit timer  
value captured at the SOF detection.  
Bit 7 = TGT Transmit Global Time  
This bit is active only when the hardware is in the  
Time Trigger Communication mode, TTCM bit of  
the CCR register is set.  
0: MTSRH and MTSRL registers are not sent.  
1: MTSRH and MTSRL registers are sent in the  
last two data bytes of the message.  
MAILBOX TIME STAMP HIGH REGISTER  
(MTSHR)  
Read / Write  
Reset Value: xxxx xxxx (xxh)  
7
0
6:4 = Reserved. Forced to 0 by hardware.  
TIME15 TIME14 TIME13 TIME12 TIME11 TIME10 TIME9 TIME8  
Bit 3:0 = DLC[3:0] Data Length Code  
This field defines the number of data bytes a data  
frame contains or a remote frame request.  
Bit 7:0 = TIME[15:8] Message Time Stamp High  
This field contains the high byte of the 16-bit timer  
value captured at the SOF detection.  
MAILBOX DATA REGISTERS (MDAR[7:0])  
All bits of this register are write protected when the  
mailbox is not in empty state.  
Read / Write  
Reset Value: xxxx xxxx (xxh)  
7
0
DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0  
Bit 7:0 = DATA[7:0] Data  
A data byte of the message. A message can con-  
tain from 0 to 8 data bytes.  
351/426  
9
 复制成功!