L7250
Figure 1. Default serial port timing diagram (bit 7, Reg05H = 0)
Note1: During writing process L7250 latches the data on the SCLK falling edge (the ASIC is writing on the SCLK
rising edge)
Note2: During reading process L7250 takes the bus control on the next SCLK rising edge after the 8th SCLK
falling edge
The L7250 write the data on the SCLK falling edge respecting the data hold time (Tedh)
Note3: The ID number for the L7250 is ID1=ID2=ID3=1
12/46