CY28446
optional. Clock device register changes are made at system
initialization if required. The interface cannot be used during
system operation for power management functions.
Frequency Select Pins (FS_A, FS_B, and FS_C)
Apply the appropriate logic levels to FSA, FSB, and FSC
before CK-PWRGD assertion to achieve host clock frequency
selection. When the clock chip sampled HIGH on CK-PWRGD
and indicates that VTT voltage is stable then FSA, FSB, and
FSC input values are sampled. This process employs a
one-shot functionality and once the CK-PWRGD sampled a
valid HIGH, all other FSA, FSB, FSC and CK-PWRGD transi-
tions are ignored except in test mode
Data Protocol
The clock driver serial protocol accepts byte write, byte read,
block write, and block read operations from the controller. For
block write/read operation, access the bytes in sequential
order from lowest to highest byte (most significant bit first) with
the ability to stop after complete byte has been transferred. For
byte write and byte read operations, the system controller
accesses individually indexed bytes. The offset of the indexed
byte is encoded in the command code, as described in
Table 3.
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer,
a two-signal serial interface is provided. Through the Serial
Data Interface, various device functions, such as individual
clock output buffers are individually enabled or disabled. The
registers associated with the Serial Data Interface initialize to
their default setting at power-up, making this interface
The block write and block read protocol is outlined in Table 4
while Table 5 outlines the corresponding byte write and byte
read protocol. The slave receiver address is 11010010 (D2h).
Table 3. Command Code Definition
Bit
Description
7
0 = Block read or block write operation, 1 = Byte read or byte write operation.
(6:0)
Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be
'0000000'.
Table 4. Block Read and Block Write Protocol
Block Write Protocol
Block Read Protocol
Description
Bit
1
Description
Bit
1
Start
Start
8:2
9
Slave address–7 bits
Write
8:2
9
Slave address–7 bits
Write
10
Acknowledge from slave
Command Code–8 bits
Acknowledge from slave
10
Acknowledge from slave
Command Code–8 bits
Acknowledge from slave
Repeat start
18:11
19
18:11
19
27:20
Byte Count–8 bits
(Skip this step if I2C_EN bit set)
20
28
36:29
37
Acknowledge from slave
Data byte 1–8 bits
27:21
28
Slave address–7 bits
Read = 1
Acknowledge from slave
Data byte 2–8 bits
29
Acknowledge from slave
Byte Count from slave–8 bits
Acknowledge
45:38
46
37:30
38
Acknowledge from slave
Data Byte/Slave Acknowledges
Data Byte N–8 bits
....
46:39
47
Data byte 1 from slave–8 bits
Acknowledge
....
....
Acknowledge from slave
Stop
55:48
56
Data byte 2 from slave–8 bits
Acknowledge
....
....
Data bytes from slave/Acknowledge
Data Byte N from slave–8 bits
NOT Acknowledge
....
....
....
Stop
Rev 1.0,November 20, 2006
Page 4 of 19