欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC47S45X 参数 Datasheet PDF下载

LPC47S45X图片预览
型号: LPC47S45X
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的I / O与X -Bus接口 [Advanced I/O with X-Bus Interface]
分类和应用:
文件页数/大小: 259 页 / 1575 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LPC47S45X的Datasheet PDF文件第92页浏览型号LPC47S45X的Datasheet PDF文件第93页浏览型号LPC47S45X的Datasheet PDF文件第94页浏览型号LPC47S45X的Datasheet PDF文件第95页浏览型号LPC47S45X的Datasheet PDF文件第97页浏览型号LPC47S45X的Datasheet PDF文件第98页浏览型号LPC47S45X的Datasheet PDF文件第99页浏览型号LPC47S45X的Datasheet PDF文件第100页  
All pins in the FDD interface which can be connected directly to the floppy disk drive itself are either DISABLED or  
TRISTATED.  
Pins used for local logic control or part programming are unaffected. Table 44 depicts the state of the floppy disk drive  
interface pins in the powerdown state.  
Table 44 State of Floppy Disk Drive Interface Pins in Powerdown  
FDD PINS  
STATE IN AUTO POWERDOWN  
INPUT PINS  
Input  
nRDATA  
nWRTPRT  
nTRK0  
Input  
Input  
nINDEX  
Input  
nDSKCHG  
Input  
OUTPUT PINS  
Tristated  
Tristated  
Active  
nMTR0  
nDS0  
nDIR  
nSTEP  
Active  
nWDATA  
nWGATE  
nHDSEL  
DRVDEN[0:1]  
Tristated  
Tristated  
Active  
Active  
6.8.2 UART POWER MANAGEMENT  
Direct power management is controlled by CR22. Refer to CR22 for more information.  
Auto Power Management is enabled by CR23-B4 and B5. When set, these bits allow the following auto power  
management operations:  
1. The transmitter enters auto powerdown when the transmit buffer and shift register are empty.  
2. The receiver enters powerdown when the following conditions are all met:  
A. Receive FIFO is empty  
B. The receiver is waiting for a start bit.  
Note: While in powerdown the Ring Indicator interrupt is still valid and transitions when the RI input changes.  
Exit Auto Powerdown  
The transmitter exits powerdown on a write to the XMIT buffer. The receiver exits auto powerdown when RXDx  
changes state.  
6.8.3 PARALLEL PORT  
Direct power management is controlled by CR22. Refer to CR22 for more information.  
Auto Power Management is enabled by CR23-B3. When set, this bit allows the ECP or EPP logical parallel port blocks  
to be placed into powerdown when not being used.  
The EPP logic is in powerdown under any of the following conditions:  
1. EPP is not enabled in the configuration registers.  
2. EPP is not selected through ecr while in ECP mode.  
The ECP logic is in powerdown under any of the following conditions:  
1. ECP is not enabled in the configuration registers.  
2. SPP, PS/2 Parallel port or EPP mode is selected through ecr while in ECP mode.  
Exit Auto Powerdown  
SMSC DS – LPC47S45x  
Page 96 of 259  
Rev. 07/09/2001  
DATASHEET  
 复制成功!