欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN83C185_03 参数 Datasheet PDF下载

LAN83C185_03图片预览
型号: LAN83C185_03
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能单芯片低功耗10/100以太网物理层收发器 [High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver]
分类和应用: 以太网局域网(LAN)标准
文件页数/大小: 65 页 / 888 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN83C185_03的Datasheet PDF文件第42页浏览型号LAN83C185_03的Datasheet PDF文件第43页浏览型号LAN83C185_03的Datasheet PDF文件第44页浏览型号LAN83C185_03的Datasheet PDF文件第45页浏览型号LAN83C185_03的Datasheet PDF文件第47页浏览型号LAN83C185_03的Datasheet PDF文件第48页浏览型号LAN83C185_03的Datasheet PDF文件第49页浏览型号LAN83C185_03的Datasheet PDF文件第50页  
High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver (PHY)  
Datasheet  
Table 5.52 Register 31 - PHY Special Control/Status (continued)  
ADDRESS  
NAME  
DESCRIPTION  
MODE DEFAULT  
31.4:2  
Speed Indication  
HCDSPEED value:  
RO  
000  
[001]=10Mbps Half-duplex  
[101]=10Mbps Full-duplex  
[010]=100Base-TX Half-duplex  
[110]=100Base-TX Full-duplex  
31.1  
31.0  
Reserved  
Write as 0; ignore on Read  
RW  
RW  
0
0
Scramble Disable  
0 = enable data scrambling  
1 = disable data scrambling,  
5.3  
Management Interrupt  
The Management interface supports an interrupt capability that is not a part of the IEEE 802.3  
specification. It generates an active low interrupt signal on the nINT output whenever certain events  
are detected. Reading the Interrupt Source register (Register 29) shows the source of the interrupt,  
and clears the interrupt output signal. The Interrupt Mask register (Register 30) enables for each  
source to set (LOW) the nINT, by asserting the corresponding mask bit. The Mask bit does not mask  
the source bit in register 29. At reset, all bits are masked (negated). The nINT is an asynchronous  
output.  
INTERRUPT SOURCE  
ENERGYON activated  
SOURCE/MASK REG BIT #  
7
6
5
4
3
2
1
Auto-Negotiate Complete  
Remote Fault Detected  
Link Status negated (not asserted)  
Auto-Negotiation LP Acknowledge  
Parallel Detection Fault  
Auto-Negotiation Page Received  
5.4  
Miscellaneous Functions  
5.4.1  
Carrier Sense  
The carrier sense is output on CRS. CRS is a signal defined by the MII specification in the IEEE 802.3u  
standard. The PHY asserts CRS based only on receive activity whenever the PHY is either in repeater  
mode or full-duplex mode. Otherwise the PHY asserts CRS based on either transmit or receive activity.  
The carrier sense logic uses the encoded, unscrambled data to determine carrier activity status. It  
activates carrier sense with the detection of 2 non-contiguous zeros within any 10 bit span. Carrier  
sense terminates if a span of 10 consecutive ones is detected before a /J/K/ Start-of Stream Delimiter  
pair. If an SSD pair is detected, carrier sense is asserted until either /T/R/ End–of-Stream Delimiter  
pair or a pair of IDLE symbols is detected. Carrier is negated after the /T/ symbol or the first IDLE. If  
/T/ is not followed by /R/, then carrier is maintained. Carrier is treated similarly for IDLE followed by  
some non-IDLE symbol.  
Rev. 0.6 (12-12-03)  
SMSC LAN83C185  
DATA3S8HEET