欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37CXFR 参数 Datasheet PDF下载

FDC37CXFR图片预览
型号: FDC37CXFR
PDF下载: 下载PDF文件 查看货源
内容描述: 即插即用兼容超I / O控制器,提供快速IR [Plug and Play Compatible Ultra I/O Controller with Fast IR]
分类和应用: 控制器
文件页数/大小: 258 页 / 898 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37CXFR的Datasheet PDF文件第178页浏览型号FDC37CXFR的Datasheet PDF文件第179页浏览型号FDC37CXFR的Datasheet PDF文件第180页浏览型号FDC37CXFR的Datasheet PDF文件第181页浏览型号FDC37CXFR的Datasheet PDF文件第183页浏览型号FDC37CXFR的Datasheet PDF文件第184页浏览型号FDC37CXFR的Datasheet PDF文件第185页浏览型号FDC37CXFR的Datasheet PDF文件第186页  
Table 77 - Logical Device Registers  
LOGICAL DEVICE  
REGISTER  
ADDRESS  
(0x70,072)  
DESCRIPTION  
STATE  
Interrupt Select  
0x70 is implemented for each logical device.  
Refer to Interrupt Configuration Register  
description. Only the keyboard controller  
uses Interrupt Select register 0x72. Unused  
register (0x72) will ignore writes and return  
zero when read. Interrupts default to edge  
high (ISA compatible).  
C
Defaults :  
0x70 = 0x00,  
on Vcc POR or  
Reset_Drv  
0x72 = 0x00,  
on Vcc POR or  
Reset_Drv  
(0x71,0x73) Reserved - not implemented. These register  
locations ignore writes and return zero when  
read.  
DMA Channel Select  
(0x74,0x75) Only 0x74 is implemented for FDC, Serial  
C
Port 2 and Parallel port.  
0x75 is not  
Default = 0x04  
on Vcc POR or  
Reset_Drv  
implemented and ignores writes and returns  
zero when read. Refer to DMA Channel  
Configuration.  
32-Bit Memory Space  
Configuration  
(0x76-0xA8) Reserved - not implemented. These register  
locations ignore writes and return zero when  
read.  
Logical Device  
Logical Device Config.  
Reserved  
(0xA9-0xDF) Reserved - not implemented. These register  
locations ignore writes and return zero when  
read.  
C
C
C
(0xE0-0xFE) Reserved - Vendor Defined (see SMSC  
defined  
Logical  
Device  
Configuration  
Registers)  
0xFF  
Reserved  
Note 1: A logical device will be active and powered up according to the following equation:  
DEVICE ON (ACTIVE) = (Activate Bit SET or Pwr/Control Bit SET).  
The Logical device's Activate Bit and its Pwr/Control Bit are linked such that setting or  
clearing one sets or clears the other. If the I/O Base Addr of the logical device is not within the  
Base I/O range as shown in the Logical Device I/O map, then read or write is not valid and is  
ignored.  
182  
 复制成功!