欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37CXFR 参数 Datasheet PDF下载

FDC37CXFR图片预览
型号: FDC37CXFR
PDF下载: 下载PDF文件 查看货源
内容描述: 即插即用兼容超I / O控制器,提供快速IR [Plug and Play Compatible Ultra I/O Controller with Fast IR]
分类和应用: 控制器
文件页数/大小: 258 页 / 898 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37CXFR的Datasheet PDF文件第177页浏览型号FDC37CXFR的Datasheet PDF文件第178页浏览型号FDC37CXFR的Datasheet PDF文件第179页浏览型号FDC37CXFR的Datasheet PDF文件第180页浏览型号FDC37CXFR的Datasheet PDF文件第182页浏览型号FDC37CXFR的Datasheet PDF文件第183页浏览型号FDC37CXFR的Datasheet PDF文件第184页浏览型号FDC37CXFR的Datasheet PDF文件第185页  
logical device and is selected with the Logical  
Device # Register (0x07).  
Logical  
Registers [0x30-0xFF]  
Device  
Configuration/Control  
The INDEX PORT is used to select a specific  
logical device register. These registers are then  
accessed through the DATA PORT.  
Used to access the registers that are assigned  
to each logical unit. This chip supports nine  
logical units and has nine sets of logical device  
registers. The nine logical devices are Floppy,  
IDE1, IDE2, Parallel, Serial 1 and Serial 2, Real  
Time Clock, Keyboard Controller, and  
Auxiliary_I/O. A separate set (bank) of control  
and configuration registers exists for each  
The Logical Device registers are accessible only  
when the device is in the Configuration State.  
The logical register addresses are:  
Table 77 - Logical Device Registers  
LOGICAL DEVICE  
REGISTER  
ADDRESS  
DESCRIPTION  
STATE  
ActivateNote1  
(0x30)  
Bits[7:1] Reserved, set to zero.  
C
Bit[0]  
Default = 0x00  
= 1 Activates the logical device currently  
selected through the Logical Device #  
register.  
= 0 Logical device currently selected is  
inactive  
on Vcc POR or  
Reset_Drv  
Logical Device Control  
Logical Device Control  
Mem Base Addr  
(0x31-0x37) Reserved - Writes are ignored, reads return  
0.  
C
C
C
C
(0x38-0x3f) Vendor Defined - Reserved - Writes are  
ignored, reads return 0.  
(0x40-0x5F) Reserved - Writes are ignored, reads return  
0.  
I/O Base Addr.  
(0x60-0x6F) Registers 0x60 and 0x61 set the base  
address for the device. If more than one  
(see Device Base I/O  
Address Table)  
0x60,2,... = base address is required, the second base  
addr[15:8]  
address is set by registers 0x62 and 0x63.  
Refer to Table 64 for the number of base  
address registers used by each device.  
Default = 0x00  
0x61,3,... =  
addr[7:0]  
on Vcc POR or  
Reset_Drv  
Unused registers will ignore writes and return  
zero when read.  
181  
 复制成功!